Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Added 68060 definition from Chris Johns. | Joel Sherrill | 1998-08-19 | 1 | -0/+17 |
| | |||||
* | If 0 out the code which touches the chip in questionable ways for processing | Joel Sherrill | 1998-08-14 | 1 | -0/+6 |
| | | | | a giant packet. | ||||
* | Changed tm27 clear interrupt macro on all PPC BSPs except the papyrus. | Joel Sherrill | 1998-08-14 | 1 | -0/+5 |
| | |||||
* | Added information on caching. | Joel Sherrill | 1998-08-14 | 1 | -0/+13 |
| | |||||
* | Updated. | Joel Sherrill | 1998-08-14 | 1 | -1/+1 |
| | |||||
* | Fixed version reference | Joel Sherrill | 1998-08-13 | 1 | -1/+1 |
| | |||||
* | Updated. | Joel Sherrill | 1998-08-13 | 1 | -181/+179 |
| | |||||
* | Fixed preinstall stanza so the prebuild works. | Joel Sherrill | 1998-08-13 | 1 | -3/+3 |
| | |||||
* | base line -- copied from erc32 | Joel Sherrill | 1998-08-13 | 1 | -0/+193 |
| | |||||
* | Enable TX interrupts only when we need TDAs. | Joel Sherrill | 1998-08-13 | 1 | -1/+0 |
| | |||||
* | Cleaned up some debugging stuff. | Joel Sherrill | 1998-08-13 | 1 | -23/+15 |
| | | | | Redid interrupt handler to read imr/isr once and to write the imr once. | ||||
* | Don't disable the RX/TX on close in polled mode. | Joel Sherrill | 1998-08-13 | 2 | -4/+6 |
| | | | | Fixed a comment. | ||||
* | Per request from Chris Johns <ccj@acm.org>, I added code to detect | Joel Sherrill | 1998-08-13 | 1 | -3/+3 |
| | | | | | when the bare bsp was enabled without setting both --enable-cpu-model and --enable-cpu-cflags. | ||||
* | Patch from Chris Johns <ccj@acm.org> to change the way in which the initial | Joel Sherrill | 1998-08-13 | 1 | -2/+5 |
| | | | | stack pointers are saved. | ||||
* | Patch from Chris Johns <ccj@acm.org>. Comments follow: | Joel Sherrill | 1998-08-13 | 1 | -0/+19 |
| | | | | | | | | | | | Here is a small patch which allows the m68060 to be used. I have not tested the FP switching stuff which we know is broken. This is taken against the libchip snapshot but should merge without problems. If you have any problems please let me know. There are other smaller issues such as superscalar enable and cache control which I have not addressed yet. They are different to all other m68k processors. These can wait IMO. | ||||
* | fixed spacing | Joel Sherrill | 1998-08-13 | 1 | -16/+14 |
| | |||||
* | Removed spurious prints and cleaned up XXX. | Joel Sherrill | 1998-08-12 | 1 | -11/+10 |
| | |||||
* | Added more debug information. There are probably debug prints left in. | Joel Sherrill | 1998-08-12 | 1 | -24/+53 |
| | | | | | Fixed one important bug. After wrapping the RX Descriptors all had the EOL bit set which resulted in everything slowing down massively. | ||||
* | Fixed bug where the last link of the RDA was not initialized properly. | Joel Sherrill | 1998-08-12 | 1 | -15/+30 |
| | |||||
* | Added SONIC_DEBUG_DESCRIPTORS and changed debug level. | Joel Sherrill | 1998-08-11 | 1 | -3/+11 |
| | |||||
* | Survives 16-20 packets. Appears to be ok on TX buffer management. | Joel Sherrill | 1998-08-10 | 1 | -11/+16 |
| | | | | Problem appears to be on the RX buffer initialization side. | ||||
* | Added prints | Joel Sherrill | 1998-08-10 | 1 | -1/+2 |
| | |||||
* | Can now reply to multiple successive pings successfully without being in | Joel Sherrill | 1998-08-10 | 2 | -29/+22 |
| | | | | | | promiscuous mode. It still dies somewhere between 16 and 20 pings. | ||||
* | replies to ping -- forced into prosmiscuous mode | Joel Sherrill | 1998-08-10 | 1 | -13/+21 |
| | |||||
* | Reordered some stuff. | Joel Sherrill | 1998-08-08 | 1 | -7/+10 |
| | |||||
* | changed version to 980808 | Joel Sherrill | 1998-08-08 | 2 | -2/+2 |
| | |||||
* | Corrected spacing. | Joel Sherrill | 1998-08-08 | 1 | -1/+1 |
| | |||||
* | Changed debug level. | Joel Sherrill | 1998-08-08 | 2 | -36/+96 |
| | | | | | | | | | | | | | | | | Moved CAM Descriptor types to sonic.h. CAM memory is now malloced to insure it shares the same upper address bits. Removed increment of RX interrupt count on TX interrupt path. Added SONIC_DEBUG_FRAGMENTS and SONIC_DEBUG_CAM conditionals. Fixed bugs in fragment manipulation. First bug was that the pad overwrote the last fragment. The second bug was that the link information overwrote the size of the last fragment. Rewrote initialization of TDA to simplify it. | ||||
* | changed version to 9800808 | Joel Sherrill | 1998-08-08 | 2 | -2/+2 |
| | |||||
* | Removed SonicRegisters structure since we now use register indices | Joel Sherrill | 1998-08-06 | 1 | -83/+15 |
| | | | | | | | | and access routines. Added revision constants. Added in_use and EOL field values. | ||||
* | Enabled specific types of debug info. | Joel Sherrill | 1998-08-06 | 1 | -31/+55 |
| | | | | | | | | | | | | Added pointer to RDA to sonic structure. Added macro names for values used in the in_use field of RDA entries. Rewrote the RX Descriptor Area initialization loop. Added a check to barf if this is a Rev B sonic chip. Enabled check that the CAM was properly loaded. | ||||
* | Changed debug enable macros to support individually enabling different | Joel Sherrill | 1998-08-06 | 1 | -15/+30 |
| | | | | | | | types of debug information. Removed call to rtems_panic which was based on checking a variable which was no longer being set. | ||||
* | Card Resource Register was a 16-bit register not a 32-bit one. | Joel Sherrill | 1998-08-06 | 5 | -28/+36 |
| | | | | Used existing constants for bits on the register. | ||||
* | Added support for the Card Resource Register. The new probe routines | Joel Sherrill | 1998-08-06 | 5 | -8/+107 |
| | | | | | check for the presence of the DUART, SCC, and RTC. The SONIC check needs to be added in the future as the network driver is libchip'ed. | ||||
* | Commented out the code which yields the CPU when the serial controller is | Joel Sherrill | 1998-08-05 | 6 | -0/+12 |
| | | | | | busy. This type of behavior perturbs the tests and many of them will not pass. | ||||
* | Added constants which made the multiple bit settings more readable | Joel Sherrill | 1998-08-05 | 1 | -0/+25 |
| | | | | for the Data Configuration Register (DCR). | ||||
* | DCR setting changed to match what the DY-4 Firmware initialized it to. | Joel Sherrill | 1998-08-05 | 1 | -135/+259 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This primarily included setting the state of the programmable outputs and the RX and TX FIFO depths. Moved all of the TX, RX, and RRA data structure initialization to before the hardware initialization. As part of this, the hardware initialization was consolidated. More than likely, some of this movement broke stuff. Used constants added to sonic.h which gave more logical names to some of the register bit settings. Switched to calloc to insure the data areas where initialized to 0. Commented out a panic check in the RX server which may or may not have been right. Increased the size of the CAM initialization area. It is possible that this could be decreased or code added to handle the management of multiple hardware addresses. Added sonic read and write register routines which aid greatly in debugging and provide the core for the eventual movement of this driver to libchip. Added debug code to the read and write register routines which can print the value read from or written to a register. This code also prints the register name which significantly eases reading the log. | ||||
* | Patch from Eric Valette <valette@crf.canon.fr> which brings the i386ex BSP | Joel Sherrill | 1998-08-05 | 27 | -578/+379 |
| | | | | inline with the new IRQ structure. | ||||
* | Automatic CPU type detection code from Eric Valette <valette@crf.canon.fr>. | Joel Sherrill | 1998-08-05 | 15 | -30/+696 |
| | | | | Enabled on the pc386. | ||||
* | Fixed name of Buffer so this would compile. | Joel Sherrill | 1998-08-05 | 1 | -3/+3 |
| | |||||
* | Redid Makefiles to properly do a preinstall. There was remnants of the | Joel Sherrill | 1998-08-05 | 11 | -62/+20 |
| | | | | old way of setting th cpu family and model string names. | ||||
* | Added print of the order in which the directories are preinstalled. | Joel Sherrill | 1998-08-05 | 1 | -1/+9 |
| | |||||
* | Switched to read/write register routines and added some basic debug | Joel Sherrill | 1998-08-03 | 2 | -332/+473 |
| | | | | help. | ||||
* | Under allcoated task stacks. | Joel Sherrill | 1998-08-03 | 1 | -1/+1 |
| | |||||
* | Moved to network demos | Joel Sherrill | 1998-08-01 | 1 | -8/+1 |
| | |||||
* | Patch from David Fiddes <D.J.Fiddes@hw.ac.uk> to make ASFLAGS include the | Joel Sherrill | 1998-08-01 | 1 | -1/+1 |
| | | | | CPU_ASFLAGS. | ||||
* | Patch from David Fiddes <D.J.Fiddes@hw.ac.uk> to not use this file for | Joel Sherrill | 1998-08-01 | 1 | -0/+3 |
| | | | | ColdFires. It is just too wrong to fix. | ||||
* | Merged patch from David Fiddes <D.J.Fiddes@hw.ac.uk> to add ColdFire | Joel Sherrill | 1998-08-01 | 2 | -1/+15 |
| | | | | specific register macros and correct code in rtems.s. | ||||
* | Added Rod Barman (rodb@cs.ubc.ca) in credits for ColdFire. | Joel Sherrill | 1998-08-01 | 1 | -1/+2 |
| | |||||
* | Changed name of network driver. | Joel Sherrill | 1998-07-30 | 1 | -1/+1 |
| |