summaryrefslogtreecommitdiffstats
path: root/c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Require autoconf-2.69.Ralf Corsépius2012-07-19123-123/+123
|
* bsp/mpc55xx: Add SMSC9218I_IRQ_PINSebastian Huber2012-07-183-2/+10
|
* bsp/mpc55xx: Add SMSC9218I_RESET_PINSebastian Huber2012-07-183-3/+11
|
* bsp/mpc55xx: Add SMSC9218I_ENABLE_LED_OUTPUTSSebastian Huber2012-07-184-0/+16
|
* bsp/mpc55xx: Add SMSC9218I_BIG_ENDIAN_SUPPORTSebastian Huber2012-07-183-16/+44
|
* bsp/mpc55xx: New ECU508 BSPsSebastian Huber2012-07-1812-6/+223
|
* bsp/mpc55xx: Add ESCI_C and ESCI_D supportSebastian Huber2012-07-182-7/+30
|
* bsp/mpc55xx: Add MPC55XX_SYSTEM_CLOCK_DIVIDERSebastian Huber2012-07-183-6/+9
|
* bsp/mpc55xx: Add MPC55XX_NULL_POINTER_PROTECTIONSebastian Huber2012-07-183-1/+9
|
* bsp/mpc55xx: Add MPC55XX_NEEDS_LOW_LEVEL_INITSebastian Huber2012-07-188-132/+169
|
* bsp/mpc55xx: Implement network interface offChristian Mauderer2012-07-181-3/+29
|
* bsp/mpc55xx: Support re-initialization of eDMAChristian Mauderer2012-07-181-6/+20
|
* bsp/mpc55xx: Add bsp_restart()Christian Mauderer2012-07-183-1/+28
|
* bsp/mpc55xx: Add union nameSebastian Huber2012-07-181-1/+1
|
* bsp/mpc55xx: Add output value to PCR configSebastian Huber2012-07-183-77/+76
|
* mips/malta: Add sections for new FreeBSD TCP/IP stackJoel Sherrill2012-07-171-10/+25
|
* mips/jmr3904: Add sections for new FreeBSD TCP/IP stackJoel Sherrill2012-07-171-10/+25
|
* Fix broken _endtext symbolSebastian Huber2012-07-161-2/+2
|
* shsim linkcmds: Add new FreeBSD TCP/IP stack sectionsJoel Sherrill2012-07-141-0/+24
|
* sparc linkcmds.base: Add new FreeBSD TCP/IP stack sectionsJoel Sherrill2012-07-142-17/+34
|
* bsps/lm32: PR2045: Add mic boost optionXiangfu Liu2012-07-091-6/+18
|
* bsps/powerpc: Add more BSP sections and sort themSebastian Huber2012-06-221-2/+4
|
* bsp/lpc24xx: More flexible region configurationSebastian Huber2012-06-153-46/+67
|
* bsp/lpc24xx: Fix timing for M29W320E70Sebastian Huber2012-06-151-2/+2
|
* bsp/lpc24xx: Add lpc24xx_module_is_enabled()Sebastian Huber2012-06-152-0/+26
|
* bsp/lpc24xx: Ethernet support for EA LPC1788 boardSebastian Huber2012-06-151-1/+1
|
* bsp/lpc24xx: Ethernet support for LPC17XXSebastian Huber2012-06-151-9/+26
|
* bsp/lpc24xx: Use external RAMSebastian Huber2012-06-151-4/+4
|
* bsp/lpc24xx: Use RAS and CAS of 2 for IS42S32800BSebastian Huber2012-06-151-18/+2
|
* bsp/lpc24xx: Simplify EMCDLYCTL handlingSebastian Huber2012-06-151-13/+24
|
* bsp/lpc24xx: Simplify EMC configurationSebastian Huber2012-06-153-137/+129
|
* bsp/lpc24xx: New BSP variants (PLX800 on LPC1778)Sebastian Huber2012-06-157-13/+85
|
* bsps/arm: Rename linkcmds.armv7 to linkcmds.armv7mSebastian Huber2012-06-157-8/+8
|
* libchip: Add support for NS16550 with FDRSebastian Huber2012-06-154-26/+48
|
* sapi: Add nanoseconds_per_tick to configurationSebastian Huber2012-06-141-1/+1
| | | | | | Add nanoseconds_per_tick to rtems_configuration_table. This value will be derived from the microseconds_per_tick value. This avoids some calculations at run-time.
* bsps: Replace NIRVANA regionSebastian Huber2012-06-1251-71/+68
| | | | | Replace the "NIRVANA" region with the more verbose "UNEXPECTED_SECTIONS" region. Move the region definition into the "linkcmds.base" files.
* libchip/ata: Fix pre-processor symbol evaluationSebastian Huber2012-06-121-7/+7
|
* v850 port: Initial addition with BSP for simulator in GDBJoel Sherrill2012-06-1126-0/+800
| | | | | | | | | | | | | | | | | | Port + v850 does not have appear to have any optimized bit scan instructions + v850 does have single instructions for wap u16 and u32 + Code path optimization preferences set + Add BSP variants for each GCC CPU model flag and a README - v850e1 variant does not work (fails during BSP initialization) BSP for GDB v850 Simulator + linkcmds matches defaults in GDB simulator with RTEMS mods + crt1.c added from v850 newlib port for __main() + BSP exits cleanly + printk and console I/O work + uses clock tick from IDLE task + Tests not requiring real clock ISR work Documentation + CPU Supplment chapter for v850 added
* powerpc/mpc55xx: BSP variant changes for MPC5643LSebastian Huber2012-06-0510-44/+60
|
* bsp/t32mppc: Fix Trace32 configuration fileSebastian Huber2012-06-041-3/+1
|
* bsps/powerpc: Add load section for .nocacheSebastian Huber2012-06-0413-21/+48
|
* bsp/qoriq: New BSP optionSebastian Huber2012-06-042-0/+6
| | | | New BSP option BSP_USE_DATA_CACHE_BLOCK_TOUCH.
* powerpc: Simplify context switchSebastian Huber2012-06-046-368/+151
| | | | | | | | | | | | | | | | | | | PowerPC cores with the SPE (Signal Processing Extension) have 64-bit general-purpose registers. The SPE context switch code has been merged with the standard context switch code. The context switch may use cache operations to increase the performance. It will be ensured that the context is 32-byte aligned (PPC_DEFAULT_CACHE_LINE_SIZE). This increases the overall memory size of the context area in the thread control block slightly. The general-purpose registers GPR2 and GPR13 are no longer part of the context. The BSP must initialize these registers during startup (usually initialized by the __eabi() function). The new BSP option BSP_USE_DATA_CACHE_BLOCK_TOUCH can be used to enable the dcbt instruction in the context switch. The new BSP option BSP_USE_SYNC_IN_CONTEXT_SWITCH can be used to enable sync and isync instructions in the context switch. This should be not necessary in most cases.
* Fix C files which had two semi-colons at EOLJoel Sherrill2012-05-3114-17/+17
|
* pc386: Added sections for rtems-libbsd support.Jennifer Averett2012-05-301-0/+11
|
* Add bspopts.h.in.Ralf Corsépius2012-05-2485-1/+3746
|
* powerpc/t32mppc: TypoSebastian Huber2012-05-221-1/+1
|
* powerpc/t32mppc: New BSPSebastian Huber2012-05-2218-1/+841
|
* powerpc/qoriq: Fix due to console API changesSebastian Huber2012-05-211-2/+2
|
* powerpc/mpc55xxevb: Fix cache define usageSebastian Huber2012-05-211-5/+9
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 08:16:51 +0000