summaryrefslogtreecommitdiffstats
path: root/c (unfollow)
Commit message (Expand)AuthorFilesLines
1998-08-19changed version to 980819Joel Sherrill2-2/+2
1998-08-19Patch from Eric Valette <valette@crf.canon.fr>:Joel Sherrill4-58/+86
1998-08-19Fixed obsolete reference to BSDINSTALL.Joel Sherrill1-1/+1
1998-08-19Patch from Aleksey <qqi@world.std.com>:Joel Sherrill2-10/+45
1998-08-19Patch from Aleksey <qqi@world.std.com>:Joel Sherrill8-21/+34
1998-08-19Patches from Ralf Corsepius <corsepiu@faw.uni-ulm.de> and myself toJoel Sherrill8-13/+12
1998-08-19Added 68060 definition from Chris Johns.Joel Sherrill1-0/+17
1998-08-14If 0 out the code which touches the chip in questionable ways for processingJoel Sherrill1-0/+6
1998-08-14Changed tm27 clear interrupt macro on all PPC BSPs except the papyrus.Joel Sherrill1-0/+5
1998-08-14Added information on caching.Joel Sherrill1-0/+13
1998-08-14Updated.Joel Sherrill1-1/+1
1998-08-13Fixed version referenceJoel Sherrill1-1/+1
1998-08-13Updated.Joel Sherrill1-181/+179
1998-08-13Fixed preinstall stanza so the prebuild works.Joel Sherrill1-3/+3
1998-08-13base line -- copied from erc32Joel Sherrill1-0/+193
1998-08-13Enable TX interrupts only when we need TDAs.Joel Sherrill1-1/+0
1998-08-13Cleaned up some debugging stuff.Joel Sherrill1-23/+15
1998-08-13Don't disable the RX/TX on close in polled mode.Joel Sherrill2-4/+6
1998-08-13Per request from Chris Johns <ccj@acm.org>, I added code to detectJoel Sherrill1-3/+3
1998-08-13Patch from Chris Johns <ccj@acm.org> to change the way in which the initialJoel Sherrill1-2/+5
1998-08-13Patch from Chris Johns <ccj@acm.org>. Comments follow:Joel Sherrill1-0/+19
1998-08-13fixed spacingJoel Sherrill1-16/+14
1998-08-12Removed spurious prints and cleaned up XXX.Joel Sherrill1-11/+10
1998-08-12Added more debug information. There are probably debug prints left in.Joel Sherrill1-24/+53
1998-08-12Fixed bug where the last link of the RDA was not initialized properly.Joel Sherrill1-15/+30
1998-08-11Added SONIC_DEBUG_DESCRIPTORS and changed debug level.Joel Sherrill1-3/+11
1998-08-10Survives 16-20 packets. Appears to be ok on TX buffer management.Joel Sherrill1-11/+16
1998-08-10Added printsJoel Sherrill1-1/+2
1998-08-10Can now reply to multiple successive pings successfully without being inJoel Sherrill2-29/+22
1998-08-10replies to ping -- forced into prosmiscuous modeJoel Sherrill1-13/+21
1998-08-08Reordered some stuff.Joel Sherrill1-7/+10
1998-08-08changed version to 980808Joel Sherrill2-2/+2
1998-08-08Corrected spacing.Joel Sherrill1-1/+1
1998-08-08Changed debug level.Joel Sherrill2-36/+96
1998-08-08changed version to 9800808Joel Sherrill2-2/+2
1998-08-06Removed SonicRegisters structure since we now use register indicesJoel Sherrill1-83/+15
1998-08-06Enabled specific types of debug info.Joel Sherrill1-31/+55
1998-08-06Changed debug enable macros to support individually enabling differentJoel Sherrill1-15/+30
1998-08-06Card Resource Register was a 16-bit register not a 32-bit one.Joel Sherrill5-28/+36
1998-08-06Added support for the Card Resource Register. The new probe routinesJoel Sherrill5-8/+107
1998-08-05Commented out the code which yields the CPU when the serial controller isJoel Sherrill6-0/+12
1998-08-05Added constants which made the multiple bit settings more readableJoel Sherrill1-0/+25
1998-08-05DCR setting changed to match what the DY-4 Firmware initialized it to.Joel Sherrill1-135/+259
1998-08-05Patch from Eric Valette <valette@crf.canon.fr> which brings the i386ex BSPJoel Sherrill27-578/+379
1998-08-05Automatic CPU type detection code from Eric Valette <valette@crf.canon.fr>.Joel Sherrill15-30/+696
1998-08-05Fixed name of Buffer so this would compile.Joel Sherrill1-3/+3
1998-08-05Redid Makefiles to properly do a preinstall. There was remnants of theJoel Sherrill11-62/+20
1998-08-05Added print of the order in which the directories are preinstalled.Joel Sherrill1-1/+9
1998-08-03Switched to read/write register routines and added some basic debugJoel Sherrill2-332/+473
1998-08-03Under allcoated task stacks.Joel Sherrill1-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-27 20:21:35 +0000