| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
<raguet@crf.canon.fr> to make their patches work together.
|
|
|
|
|
|
|
|
|
|
|
|
| |
Here is a patch for KA9Q stack.
This patch contains an Ethernet Driver for Western Digital,
some fixes for the UDP and TCP protocols (for endian conversion)
and some little programs which allow the test of UDP and TCP
sockets via Ethernet.
I have tested that on an Intel machine. If someone can test it
on a big-endian machine, ...
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Here is a enhanced version of my previous patch. This patch enables
to potentially share the new interrupt management code for all Intel targets
(pc386, go32 and force386) bsp.
Note : this patch is complete only for pc386. It still needs to
be completed for go32 and force386. I carrefully checked
that anything needed is in for force386 (only some function
name changes for IDT manipulation and GDT segment
manipulation). But anyway I will not be able to test any
of theses targets...
|
|
|
|
| |
libchip, libio, and termios efforts.
|
|
|
|
|
| |
Mask interrupts and save the current USP and MSP for all 68000 processor
variants.
|
| |
|
|
|
|
| |
Move some code around.
|
|
|
|
|
| |
Tested all four ports. MC68681 as both polled and interrupt. Z8530 as
polled only.
|
| |
|
|
|
|
|
|
| |
This routines could be enhanced to determine if the SCC is present
since it appears from the DY-4 manual that a status registers indicates
this.
|
|
|
|
|
|
|
| |
Deleted CSS interface related items.
Added items required to access DMA Control and Status Register so we
could figure out dynamically what the clock speed of the SCC really is.
|
|
|
|
|
|
|
| |
RS-422 converter. We now see the TD light blink when typing
characters in HyperTerminal and when the board is reset we see
the RD light blink. This leads us to believe the cabling is
basically right.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
returned a buffer which was not zero-filled, the reference count
was not correct. When the application exitted, the "lastClose"
handler was not being called to flush the output. This problem
had manifested itself on a variety of platforms.
The function rtems_termios_dequeue_characters() incorrectly incremented
the buffer pointers when it was invoked and there were no characters
in the ring buffer. This problem had also manifested itself on a
variety of platforms. The symptom was a strange repeating of the
data in the transmitter buffer when the transmitter serial device
was supposed to go idle.
|
| |
|
|
|
|
|
| |
* c/src/lib/libbsp/sh/gensh1/scitab - NEW DIRECTORY
Location for building the table generated by shgen
|
|
|
|
|
|
|
|
|
| |
Haven't had a chance to do an extensive shake-out of 980710, but it
builds just fine on FreeBSD 2.2.5 (after termios is fixed using the
attached patch), and the tests run fine. FYI: FreeBSD doesn't support
System V IPC out of the box, but one only needs to add three options
to the kernel build configuration file, recompile the kernel, and
you're ready.
|
| |
|
| |
|
|
|
|
|
|
| |
size of the minimum mc68681 driver. The clock speed field can not
now be configured as NULL but must instead specify the address of
the default table.
|
|
|
|
| |
register access routines.
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
| |
Added prototype for mc68681_build_imr(), mc68681_process(), and
mc68681_enable_interrupts().
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
the need for the ringbuffer manipulation in this driver. It should
also allow the removal of mc68681_flush. This greatly simplified the
interrupt processing.
Reworked Interrupt Mask Register handling. Added imr field to the device
context. This handling makes sure that the IMR accurately reflects the
state of the port in use and its mate. This required the reworking of
the mc68681_enable_interrupts() routine to allow for the specification
of which interrupt sources were being enabled/disabled.
Reworked initialization to reset using port address rather than chip
base address. Basically we were always resetting port 0.
Added deviceType field which allows for multiple chips of the same
class to have the same vector number.
|
| |
|
| |
|
|
|
|
| |
Added proper headers to routines.
|
| |
|
|
|
|
| |
interrupt vector can be shared by multiple chips of varying types.
|
|
|
|
| |
The scheme used in the mc68681 is the one to follow.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
| |
compilation section which used CONSOLE_USE_INTERRUPTS to switch all
ports between interrupt and polled mode.
|
| |
|