summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu (unfollow)
Commit message (Collapse)AuthorFilesLines
2018-01-02sparc: Move <libcpu/byteorder.h>Sebastian Huber3-71/+0
Update #3254. Update #3260.
2018-01-02bsp/mpc55xxevb: Move <bsp/irq.h>Sebastian Huber3-510/+0
Update #3254. Update #3268.
2017-12-13arm: Move <libcpu/arm-cp15.h> to cpukitSebastian Huber3-2265/+0
Update #3254.
2017-12-08bsps/sh: Delete libcpu/shSebastian Huber4-52/+0
2017-12-08bsp/gensh4: Move libcpu files to BSPSebastian Huber15-4409/+0
Update #3254.
2017-12-08bsp/gensh2: Move libcpu files to BSPSebastian Huber16-3067/+0
Update #3254.
2017-12-08bsp/gensh1: Move libcpu files to BSPSebastian Huber14-2074/+1
Update #3254.
2017-12-08bsp/shsim: Move libcpu files to BSPSebastian Huber4-239/+0
Update #3254.
2017-12-08bsp/csb337: Move libcpu files to BSPSebastian Huber18-2466/+0
Update #3254.
2017-12-08bsp/smdk2410: Move libcpu files to BSPSebastian Huber11-1983/+0
Update #3254.
2017-12-08bsp/rtl22xx: Move libcpu files to BSPSebastian Huber9-941/+0
Update #3254.
2017-12-08bsp/csb336: Move libcpu files to BSPSebastian Huber8-895/+0
Update #3254.
2017-12-08bsps/arm: Remove obsolete s3c2400Sebastian Huber1-3/+1
Update #3254.
2017-12-08bsp/gumstix: Move libcpu files to BSPSebastian Huber10-721/+1
Update #3254.
2017-12-08bsps: Do not install <libcpu/cache.h>Sebastian Huber30-147/+10
This is a cache manager implementation header file. Update #3254.
2017-12-07bsps/or1k: Avoid <libcpu/cache.h>Sebastian Huber1-2/+1
Update #3254.
2017-12-07bsps/powerpc: Fix mpc83xx_i2cdrv.h locationSebastian Huber3-17/+16
Update #3254.
2017-11-22powerpc: Replace BSP_panic() with rtems_panic()Sebastian Huber1-3/+3
Due to a new rtems_panic() implementation, it is possible to replace the PowerPC-specific BSP_panic() with rtems_panic(). Remove BSP_panic() implementations. Close #3245.
2017-11-20bsps/powerpc: Fix PPC_EXC_CONFIG_USE_FIXED_HANDLERSebastian Huber1-0/+7
For the SPE support we must store the upper half of r3 as well. Update #3085.
2017-10-09bsps/powerpc: Fix robust thread dispatch againSebastian Huber1-3/+1
Use the saved MSR to account for FPU and AltiVec settings. Update #2811.
2017-09-28bsps: Fix integer to/from pointer warningsSebastian Huber2-4/+4
Update #3082.
2017-09-28bsps/powerpc: Fix print format warningsSebastian Huber2-37/+37
2017-09-21bsps/powerpc: Fix robust thread dispatchSebastian Huber1-6/+21
Implement thread dispatch code in ppc_exc_wrapup() similar to ppc_exc_interrupt(). Update #2811.
2017-09-20bsps/powerpc: Fix PPC_EXC_CONFIG_USE_FIXED_HANDLERSebastian Huber2-4/+6
Fix link-time error on BSPs not using PPC_EXC_CONFIG_USE_FIXED_HANDLER. Update #3085.
2017-09-19bsps/powerpc: PPC_EXC_CONFIG_USE_FIXED_HANDLERSebastian Huber3-179/+107
Make PPC_EXC_CONFIG_USE_FIXED_HANDLER mandatory for BSPs using ppc_exc_interrupt(). Pass exception number to bsp_interrupt_dispatch() to allow processing of decrementer and doorbell exceptions as hypervisor guest. Update #3085.
2017-09-18bsps: Clock_driver_support_install_isr()Sebastian Huber5-25/+10
Remove old ISR parameter since is not used by the clock driver shell. Make an implementation optional. Update #3139.
2017-09-12Simplify and unify BSP_output_charSebastian Huber2-5/+0
The BSP_output_char should output a char and not mingle with high level processing, e.g. '\n' to '\r\n' translation. Move this translation to rtems_putc(). Remove it from all the BSP_output_char implementations. Close #3122.
2017-08-25Include missing <string.h>Sebastian Huber2-0/+2
Update #2133.
2017-08-22powerpc: PPC64_NOP_FOR_LINKER_TOC_POINTER_RESTORESebastian Huber2-0/+4
In 64-bit mode, the linker must have the ability to restore the TOC pointer after an external function call. Update #3082.
2017-08-22bsp/qoriq: Use LA to load an addressSebastian Huber1-0/+8
Add 64-bit support for LA. Update #3082.
2017-08-22bsps/powerpc: Rename ppc_exc_wrap_async_normal_endSebastian Huber1-1/+1
Rename ppc_exc_wrap_async_normal_end to ppc_exc_interrupt_end to avoid a bit of obfuscation. Update #3082.
2017-08-22bsps/powerpc: Add 64-bit SET_SELF_CPU_CONTROLSebastian Huber1-7/+12
Update #3082.
2017-08-22powerpc: Add 64-bit context/interrupt supportSebastian Huber7-151/+147
Update #3082.
2017-08-22powerpc: 64-bit _CPU_Context_Initialize() supportSebastian Huber2-7/+13
Update #3082.
2017-08-04bsps/arm: Add ARMv7-AR Generic Timer supportSebastian Huber1-0/+322
Update #3090.
2017-08-04Optional Clock_driver_support_shutdown_hardware()Sebastian Huber2-8/+8
Make Clock_driver_support_shutdown_hardware() optional. This avoids the atexit() support on memory constrained targets.
2017-08-01bsps/powerpc: Add PPC_EXC_INTERRUPT_FRAME_SIZESebastian Huber2-2/+4
Use a specific define for the interrupt exception frame size. Update #3082.
2017-08-01bsps/powerpc: Rename ppc_exc_wrap_async_normalSebastian Huber1-3/+3
Rename ppc_exc_wrap_async_normal to ppc_exc_interrupt to avoid a bit of obfuscation. Update #3082.
2017-07-31bsp/qoriq: Simplify fatal exceptionsSebastian Huber3-2/+236
Avoid use of small-data area, since it is not supported in the ELFv2 ABI by GCC. Update #3082.
2017-07-31bsps/powerpc: Fix format specifiersSebastian Huber1-39/+39
2017-07-25sparc: Add lazy floating point switchSebastian Huber1-1/+125
The SPARC ABI is a bit special with respect to the floating point context. The complete floating point context is volatile. Thus, from an ABI point of view nothing needs to be saved and restored during a context switch. Instead the floating point context must be saved and restored during interrupt processing. Historically, the deferred floating point switch was used for SPARC and the complete floating point context is saved and restored during a context switch to the new floating point unit owner. This is a bit dangerous since post-switch actions (e.g. signal handlers) and context switch extensions may silently corrupt the floating point context. The floating point unit is disabled for interrupt handlers. Thus, in case an interrupt handler uses the floating point unit then this will result in a trap (INTERNAL_ERROR_ILLEGAL_USE_OF_FLOATING_POINT_UNIT). In uniprocessor configurations, a lazy floating point context switch is used. In case an active floating point thread is interrupted (PSR[EF] == 1) and a thread dispatch is carried out, then this thread is registered as the floating point owner. When a floating point owner is present during a context switch, the floating point unit is disabled for the heir thread (PSR[EF] == 0). The floating point disabled trap checks that the use of the floating point unit is allowed and saves/restores the floating point context on demand. Update #3077.
2017-07-19bsps/sparc: Fix cache supportSebastian Huber1-4/+9
Fix infinite loop in rtems_invalidate_multiple_instruction_lines(). Implement this function. Close #3080.
2017-07-17sparc: Add assembly workaround for LEON3FT B2BST errataDaniel Cederman2-0/+40
This patch adds NOP instructions to prevent instruction sequences that are sensitive to the LEON3FT B2BST errata. See GRLIB-TN-0009: "LEON3FT Stale Cache Entry After Store with Data Tag Parity Error" for more information. The sequences are only modified if __FIX_LEON3FT_B2BST is defined. The patch works in conjunction with the -mfix-ut700, -mfix-gr712rc, and -mfix-ut699 GCC flags that prevents the sensitive sequences from being generated. Update #3057.
2017-06-20bsps: Improve interrupt vector enable/disable APISebastian Huber6-46/+30
Change bsp_interrupt_vector_enable() and bsp_interrupt_vector_disable() to not return a status code. Add bsp_interrupt_assert() and use it to validate the vector number in the vector enable/disable implementations.
2017-06-14Add the i2c driver for Beaglebone BlackSichen Zhao1-0/+136
Update ticket #2891 and my GSOC project add c/src/lib/libbsp/arm/beagle/i2c/bbb-i2c.c modify c/src/lib/libbsp/arm/beagle/include/i2c.h modify c/src/lib/libbsp/arm/beagle/include/bbb-gpio.h modify c/src/lib/libcpu/arm/shared/include/am335x.h modify c/src/lib/libbsp/arm/beagle/Makefile.am Now can read the EEPROM by i2c, the test application link is: https://github.com/hahchenchen/GSOC-test-application
2017-06-09Simplify TLS support in context switchSebastian Huber1-1/+0
There is no need to save the thread pointer in _CPU_Context_switch() since it is a thread invariant. It is initialized once in _CPU_Context_Initialize().
2017-05-29Add support for IBM PowerPC 750 chip.Phong Pham3-0/+6
Closes #3015.
2017-05-24build-system: Parallel build all subdirs.Chris Johns1-1/+1
2017-05-14sparc: Adjust assembly to improve compability with LLVMJacob Hansen3-5/+5
- All references of %0 changed to %g0 - 'call label,0' changed to 'call label'. According to the sparc specification call does not take any registers - '.seg "text"' changed to '.section ".text"' - the synonym stub is replaced with stb - the synonym stuh is replaced with sth
2017-04-24sh/sh7750/sci/sh4uart.c: ix misleading indentation warningJoel Sherrill1-1/+1