| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
PowerPC cores with the SPE (Signal Processing Extension) have 64-bit
general-purpose registers. The SPE context switch code has been merged
with the standard context switch code. The context switch may use cache
operations to increase the performance. It will be ensured that the
context is 32-byte aligned (PPC_DEFAULT_CACHE_LINE_SIZE). This
increases the overall memory size of the context area in the thread
control block slightly. The general-purpose registers GPR2 and GPR13
are no longer part of the context. The BSP must initialize these
registers during startup (usually initialized by the __eabi() function).
The new BSP option BSP_USE_DATA_CACHE_BLOCK_TOUCH can be used to enable
the dcbt instruction in the context switch.
The new BSP option BSP_USE_SYNC_IN_CONTEXT_SWITCH can be used to enable
sync and isync instructions in the context switch. This should be not
necessary in most cases.
|
| |
|
| |
|
|
|
|
|
|
| |
These modifications were required by hand after running the script.
In some cases, the file names did not match patterns. In others,
the format of the file did not match any common patterns.
|
|
|
|
|
|
|
|
|
|
|
|
| |
Script does what is expected and tries to do it as
smartly as possible.
+ remove occurrences of two blank comment lines
next to each other after Id string line removed.
+ remove entire comment blocks which only exited to
contain CVS Ids
+ If the processing left a blank line at the top of
a file, it was removed.
|
|
|
|
|
| |
See http://www.rtems.org/pipermail/rtems-devel/2012-May/001006.html
for details.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Many files had an extra blank line in the license text
found in the file header. This patch removes that line.
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
*
* http://www.rtems.com/license/LICENSE.
The script that did this also turned off execute permission
when it was turned on incorrectly.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
Add defines MPC55XX_HAS_SIU and MPC55XX_HAS_SIU_LITE.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This commit covers at least PR2020, 2022, and 2023. This
patch adds all of the code for both BSPs, modifications
to libcpu/powerpc for the ppc440, and some updates to the
BSPs from follow up review and testing.
These BSPs should be good baselines for future development.
The configurations used by Ric are custom and have a non-standard
NIC. They also do not have a UART. Thus the current console
driver just prints to a RAM buffer.
The NIC and UART support are left for future work. When the UART
support is added, moving the existing "to RAM" console driver to
a shared location is likely desirable because boards with no debug
UART port are commonly deployed. This would let printk() go to RAM.
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
The low level routines can be used in different occasions, it will be
required when accessing PCI.
Note the difference between byteorder.h (inlined functions) and access.S
where the functions will be declared in the library archive librtemscpu.a.
Function names starting with _ are in library and can be referenced by
function pointers.
Signed-off-by: Daniel Hellstrom <daniel@gaisler.com>
|
|
|
|
|
| |
Add the trap vector to the interrupt frame. Also rename the assembly
macro that accesses the field to be consistent with similar macros.
|
| |
|
|
|
|
|
| |
Rework of the start sequence to reduce the amount assembler code and to
support configuration tables which may be provided by the application.
|
|
|
|
|
|
| |
* shared/interrupts/vectorexceptions.c: Make
mips_dump_exception_frame, mips_default_exception_code_handler
static.
|
|
|
|
|
|
| |
PR 1986/libcpu
* shared/src/cache_aligned_malloc.c:
Include <rtems/rtems/cache.h>.
|
|
|
|
|
|
| |
* mpc8260/console-generic/console-generic.c,
mpc8xx/console-generic/console-generic.c:
Eliminate unused var "nb_overflow".
|
|
|
|
|
| |
* shared/include/cpuIdent.c, shared/include/cpuIdent.h
(get_ppc_cpu_type_name): Return const char*.
|
|
|
|
|
| |
PR 1927/bsps:
* mpc83xx/network/tsec.c: Fixed integer truncation.
|
|
|
|
|
|
|
|
| |
* new-exceptions/bspsupport/ppc_exc_async_normal.S: Bugfix for
MPC5674F. Use it for all to be safe.
* mpc55xx/include/emios.h: Fixed eMIOS module count.
* mpc55xx/include/irq.h: Fixed CAN vector numbers.
BSP_INTERRUPT_HANDLER_TABLE_SIZE is now a BSP option.
|
|
|
|
| |
* ChangeLog: Fix ChangeLog with name and email address
|
|
|
|
| |
* shared/score/interrupt.S: Pass ISR correct pointer to interrupt frame
|
|
|
|
| |
* page.c: Remove unused var "dirCount".
|
|
|
|
|
|
| |
PR 1917/bsps
* mongoosev/duart/mg5uart.c: Modifications to add dynamic tables for
libchip serial drivers.
|
|
|
|
|
|
| |
PR 1917/bsps
* sh7045/sci/sci_termios.c: Modifications to add dynamic tables for
libchip serial drivers.
|
|
|
|
| |
* mpc55xx/include/fsl-mpc567x.h: Added EQADC as an alias to EQADC_A.
|
|
|
|
|
|
| |
PR 1928/bsps:
* mpc55xx/include/fsl-mpc567x.h: Revert previous change.
* mpc55xx/misc/flash_support.c: Enable this file only for MPC55XX.
|
|
|
|
| |
* ppc403/clock/clock.c (ClockOn): Define pvr only for "ifndef ppc405".
|
|
|
|
| |
* ppc403/clock/clock.c (Install_clock): Remove unused var "pvr".
|