| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
Add 64-bit support for LA.
Update #3082.
|
|
|
|
| |
Update #3082.
|
|
|
|
| |
Update #3082.
|
|
|
|
| |
Closes #3015.
|
| |
|
|
|
|
|
|
|
|
| |
Add _CPU_Get_current_per_CPU_control() on SMP configurations. Use SPRG0
for the current per-CPU control. This reduces the code size by three
instructions and is slightly faster.
Update #2805.
|
|
|
|
|
|
|
|
|
| |
Rename _ISR_Disable_without_giant() into _ISR_Local_disable(). Rename
_ISR_Enable_without_giant() into _ISR_Local_enable().
This is a preparation to remove the Giant lock.
Update #2555.
|
|
|
|
|
|
|
|
| |
According to the C11 and C++11 memory models only a read-modify-write
operation guarantees that we read the last value written in modification
order. Avoid the sequential consistent thread fence and instead use the
inter-processor interrupt to set the thread dispatch necessary
indicator.
|
|
|
|
| |
Close #2237.
|
| |
|
| |
|
|
|
|
| |
Do not warn about not implemented cache functions.
|
| |
|
|
|
|
|
|
| |
Also use the const qualifier on the address pointer's target in in_*()
Closes #2128
|
| |
|
|
|
|
|
| |
These registers are local to a processor, there is no need to use SMP
locks here.
|
| |
|
|
|
|
|
| |
Use _PPC_INTERRUPT_DISABLE_MASK introduced with
801b5d80325dbd3e92218271d54e75f389da7136.
|
|
|
|
| |
Interrupt support for per-CPU thread dispatch disable level.
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
Script does what is expected and tries to do it as
smartly as possible.
+ remove occurrences of two blank comment lines
next to each other after Id string line removed.
+ remove entire comment blocks which only exited to
contain CVS Ids
+ If the processing left a blank line at the top of
a file, it was removed.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This commit covers at least PR2020, 2022, and 2023. This
patch adds all of the code for both BSPs, modifications
to libcpu/powerpc for the ppc440, and some updates to the
BSPs from follow up review and testing.
These BSPs should be good baselines for future development.
The configurations used by Ric are custom and have a non-standard
NIC. They also do not have a UART. Thus the current console
driver just prints to a RAM buffer.
The NIC and UART support are left for future work. When the UART
support is added, moving the existing "to RAM" console driver to
a shared location is likely desirable because boards with no debug
UART port are commonly deployed. This would let printk() go to RAM.
|
|
|
|
|
| |
Rework of the start sequence to reduce the amount assembler code and to
support configuration tables which may be provided by the application.
|
|
|
|
|
| |
* shared/include/cpuIdent.c, shared/include/cpuIdent.h
(get_ppc_cpu_type_name): Return const char*.
|
|
|
|
|
| |
* new-exceptions/bspsupport/ppc_exc_categories.c,
shared/include/cpuIdent.c, shared/include/cpuIdent.h: Support e200z7.
|
|
|
|
|
|
|
| |
* mpc6xx/clock/c_clock.c, mpc6xx/mmu/mmuAsm.S,
new-exceptions/bspsupport/ppc_exc_global_handler.c,
shared/include/cpuIdent.c, shared/src/stack.c: Update due to API
changes.
|
|
|
|
|
|
|
| |
* shared/src/cache_.h: Moved implementation from "cache.c" to here.
This avoids the function call overhead.
* shared/src/cache.c: Removed file.
* Makefile.am: Reflect changes above.
|
|
|
|
| |
* shared/src/cache_.h: Include required header file.
|
|
|
|
|
| |
* shared/include/powerpc-utility.h: API changes for ppc_*_cache_*()
functions.
|
|
|
|
|
| |
* shared/include/powerpc-utility.h: Added ppc_fsl_system_version*()
functions.
|
|
|
|
| |
* shared/include/cpuIdent.h: Fixed warnings.
|
|
|
|
|
|
| |
* shared/include/powerpc-utility.h: Fixed LINKER_SYMBOL() for
assembler compatibilty. Added synchronization, cache, and alternate
time base functions.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* e500/mmu/mmu.c, mpc505/ictrl/ictrl.c, mpc505/timer/timer.c,
mpc5xx/ictrl/ictrl.c, mpc5xx/timer/timer.c,
mpc6xx/altivec/vec_sup.c, mpc6xx/clock/c_clock.c,
mpc6xx/mmu/bat.c, mpc6xx/mmu/bat.h, mpc6xx/mmu/pte121.c,
mpc8260/timer/timer.c, mpc8xx/timer/timer.c, new-exceptions/cpu.c,
new-exceptions/bspsupport/ppc_exc_initialize.c,
ppc403/clock/clock.c, ppc403/console/console.c,
ppc403/console/console.c.polled, ppc403/console/console405.c,
ppc403/irq/ictrl.c, ppc403/tty_drv/tty_drv.c,
rtems/powerpc/cache.h, shared/include/powerpc-utility.h, shared/src/cache.c:
Use "__asm__" instead of "asm" for improved c99-compliance.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* mpc5xx/exceptions/raw_exception.c, mpc5xx/exceptions/raw_exception.h,
mpc5xx/include/console.h, mpc5xx/include/mpc5xx.h, mpc5xx/irq/irq.c,
mpc5xx/irq/irq.h, mpc5xx/irq/irq_asm.S, mpc5xx/vectors/vectors.h,
mpc5xx/vectors/vectors_init.c, mpc6xx/mmu/bat.c, mpc6xx/mmu/bat.h,
mpc6xx/mmu/mmuAsm.S, new-exceptions/bspsupport/irq.c,
new-exceptions/bspsupport/irq_supp.h,
new-exceptions/bspsupport/nested_irq_test.c,
new-exceptions/bspsupport/ppc_exc_address.c,
new-exceptions/bspsupport/ppc_exc_categories.c,
new-exceptions/bspsupport/ppc_exc_global_handler.c,
new-exceptions/bspsupport/ppc_exc_hdl.c,
new-exceptions/bspsupport/ppc_exc_initialize.c,
new-exceptions/bspsupport/ppc_exc_prologue.c,
new-exceptions/bspsupport/ppc_exc_test.c,
new-exceptions/bspsupport/vectors.h, shared/include/byteorder.h,
shared/include/cpuIdent.c, shared/include/cpuIdent.h,
shared/include/io.h, shared/include/mmu.h, shared/include/page.h,
shared/include/pgtable.h, shared/include/spr.h: Fix typo where
license said found in found in.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* shared/include/cpuIdent.c, shared/include/cpuIdent.h: Added support
for e500v2. Removed IVPR/IVOR/HWIVOR features since they are included
in Book E.
* new-exceptions/bspsupport/vectors.h,
new-exceptions/bspsupport/ppc_exc.S,
new-exceptions/bspsupport/ppc_exc_address.c,
new-exceptions/bspsupport/ppc_exc_categories.c,
new-exceptions/bspsupport/ppc_exc_initialize.c,
new-exceptions/bspsupport/ppc_exc_prologue.c: Added support for
e500v2. Added exception vector defines for Book E types. Removed
e200 exception vector defines. Added e500 exception vector defines.
Unified IVOR calculation for e200 and e500 (e200z1 has hard wired
IVOR values).
|
| |
|
| |
|
| |
|
|
|
|
|
| |
* shared/include/cpuIdent.c: Set 604 features + altivec if
running on PSIM.
|
| |
|
| |
|
| |
|
|
|
|
|
| |
* shared/include/io.h, shared/include/mmu.h: Change extern inline to
static inline.
|
|
|
|
|
|
|
|
| |
* mpc6xx/mmu/bat.c, new-exceptions/e500_raw_exc_init.c,
new-exceptions/raw_exception.h, new-exceptions/bspsupport/irq_supp.h,
shared/include/cpuIdent.c: Removed warnings. Split
bsp_irq_dispatch_list to allow non-standard/non-existant pics to call
with interrupts off.
|
|
|
|
|
|
| |
shared/include/powerpc-utility.h: Use constraint "b" for address
base registers in inline assembler statements.
Update for status-checks.h changes.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
===================================================================
RCS file: /usr1/CVS/rtems/c/src/lib/libcpu/powerpc/ChangeLog,v
retrieving revision 1.309
diff -u -r1.309 ChangeLog
--- ChangeLog 20 Aug 2008 17:29:18 -0000 1.309
+++ ChangeLog 22 Aug 2008 13:35:03 -0000
@@ -1,3 +1,8 @@
+2008-08-22 Sebastian Huber <sebastian.huber@embedded-brains.de>
+
+ * shared/include/powerpc-utility.h: Fixed parameter evaluation in
+ special purpose register macros.
+
2008-08-20 Sebastian Huber <sebastian.huber@embedded-brains.de>
* mpc55xx/fec/fec.c: Added copyright information.
|