summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/powerpc/old-exceptions/cpu.c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Remove (Abandoned).Ralf Corsepius2008-02-191-860/+0
|
* 2007-12-04 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-041-3/+0
| | | | | | | * mpc5xx/console-generic/console-generic.c, mpc8260/timer/timer.c, new-exceptions/cpu.c, old-exceptions/cpu.c: Move interrupt_stack_size field from CPU Table to Configuration Table. Eliminate CPU Table from all ports. Delete references to CPU Table in all forms.
* 2007-11-30 Till Straumann <strauman@slac.stanford.edu>Till Straumann2007-12-011-1/+14
| | | | | | | * new-exceptions/raw_exception.c, new-exceptions/raw_exception.h, old-exception/cpu.c: define bsp_exceptions_in_RAM variable. This is probably only used by the simulator (were else can you install something to ROM ??).
* 2007-11-28 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-11-281-27/+31
| | | | | | | | | | | | | * mpc5xx/clock/clock.c, mpc5xx/timer/timer.c, mpc8260/clock/clock.c, mpc8260/cpm/brg.c, mpc8260/timer/timer.c, mpc8xx/clock/clock.c, mpc8xx/console-generic/console-generic.c, mpc8xx/timer/timer.c, new-exceptions/raw_exception.c, old-exceptions/cpu.c, ppc403/clock/clock.c, ppc403/console/console.c, ppc403/console/console.c.polled, ppc403/console/console405.c, ppc403/ictrl/ictrl.c, ppc403/irq/ictrl.c, ppc403/timer/timer.c, ppc403/tty_drv/tty_drv.c: Eliminate PowerPC specific elements from the CPU Table. They have been replaced with variables named bsp_XXX as needed.
* additional fixes for the shared exception codeThomas Doerfler2007-07-101-0/+2
|
* 2005-02-17 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-171-4/+1
| | | | | | | * new-exceptions/cpu.c, rtems/powerpc/powerpc.h: Remove CPU_MINIMUM_STACK_FRAME_SIZE. Use PPC_MINIMUM_STACK_FRAME_SIZE instead. * rtems/powerpc/powerpc.h: Add PPC_MINIMUM_STACK_FRAME_SIZE.
* 2005-02-15 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-151-3/+3
| | | | | * cpu.c: Use _CPU_MSR_GET instead of _CPU_MSR_Value (Unify old/new exception processing API).
* 2005-02-14 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-151-18/+1
| | | | * cpu.c (ppc_exception_vector_addr): Merge ppc603 and ppc603e cases.
* 2005-02-14 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-141-0/+1
| | | | * cpu.c, cpu_asm.S, irq_stub.S: #include <rtems/powerpc/powerpc.h>.
* 2005-02-13 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-131-0/+2
| | | | * cpu.c: Add _PPC_MSR_DISABLE_MASK.
* 2005-02-10 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-101-32/+2
| | | | | * cpu.c, cpu_asm.S, irq_stub.S, rtems/score/ppc_offs.h: Remove PPC_ABI_POWEROPEN.
* 2005-02-09 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2005-02-091-4/+2
| | | | | * cpu.c, cpu_asm.S, irq_stub.S, rtems/score/ppc_offs.h: Remove PPC_ABI_GCC27.
* 2004-10-20 Ralf Corsepius <ralf_corsepius@rtems.org>Ralf Corsepius2004-10-201-0/+1
| | | | | PR 696/bsps * cpu.c: Include bsp.h.
* Remove duplicate white lines.Ralf Corsepius2004-04-211-3/+0
|
* Remove stray white spaces.Ralf Corsepius2004-04-211-31/+31
|
* 2004-03-31 Ralf Corsepius <ralf_corsepius@rtems.org>Ralf Corsepius2004-03-311-36/+36
| | | | * cpu.c, ppccache.c: Convert to using c99 fixed size types.
* 2003-09-04 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2003-09-041-1/+1
| | | | * cpu.c, cpu_asm.S: URL for license changed.
* 2002-09-14 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2002-09-141-0/+2
| | | | | * cpu.c: Include declaration of variable i in ifdef USE_SPRG to eliminate warning.
* 2002-04-30 Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2002-05-011-0/+2
| | | | * cpu.c: Include <rtems/powerpc/cache.h>.
* 2001-11-28 Joel Sherrill <joel@OARcorp.com>,Joel Sherrill2001-11-281-0/+16
| | | | | | | | | | This was tracked as PR91. * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which is used to specify if the port uses the standard macro for this (FALSE). A TRUE setting indicates the port provides its own implementation. * rtems/score/c_isr.inl: Deleted and contents merged into cpu.c. * cpu.c: Received contents of c_isr.inl. * Makefile.am: Deleted reference to c_isr.inl.
* 2001-11-08 Dennis Ehlin (ECS) <Dennis.Ehlin@ecs.ericsson.se>Joel Sherrill2001-11-091-2/+2
| | | | | | | | | | | | | | | | This modification is part of the submitted modifications necessary to support the IBM PPC405 family. This submission was reviewed by Thomas Doerfler <Thomas.Doerfler@imd-systems.de> who ensured it did not negatively impact the ppc403 BSPs. The submission and tracking process was captured as PR50. * ppc403/console/console405.c ppc403/tty_drv/.cvsignore, ppc403/tty_drv/Makefile.am, ppc403/tty_drv/tty_drv.c, ppc403/tty_drv/tty_drv.h: New files. * Makefile.am, README, configure.ac, old_exception_processing/cpu.c, old_exception_processing/cpu.h, ppc403/Makefile.am, ppc403/clock/clock.c, ppc403/console/Makefile.am, ppc403/console/console.c, ppc403/ictrl/ictrl.c, ppc403/ictrl/ictrl.h, ppc403/timer/timer.c: Modified.
* 2001-10-12 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2001-10-121-1/+0
| | | | | | | | | * mpc6xx/clock/c_clock.c, mpc6xx/clock/c_clock.h, mpc8xx/clock/clock.c, mpc8xx/timer/timer.c, new_exception_processing/cpu.c, new_exception_processing/cpu.h, new_exception_processing/cpu_asm.S, old_exception_processing/cpu.c, old_exception_processing/cpu.h, old_exception_processing/cpu_asm.S, old_exception_processing/rtems.S: Fixed typo.
* 2001-01-03 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2001-01-031-6/+24
| | | | | | | * new_exception_processing/cpu.h, old_exception_processing/cpu.c: old_exception_processing/cpu.h, Added _CPU_Initialize_vectors(). In particular, spurious vector initialization had to be moved on old exception processing model.
* Patch from John Cotton <john.cotton@nrc.ca>, Charles-Antoine GauthierJoel Sherrill2000-06-121-1/+6
| | | | | | | | | | | | | | | <charles.gauthier@iit.nrc.ca>, and Darlene A. Stewart <Darlene.Stewart@nrc.ca> to add support for a number of very significant things: + BSPs for many variations on the Motorola MBX8xx board series + Cache Manager including initial support for m68040 and PowerPC + Rework of mpc8xx libcpu code so all mpc8xx CPUs now use same code base. + Rework of eth_comm BSP to utiltize above. John reports this works on the 821 and 860
* Merged of mcp750 and mvme2307 BSP by Eric Valette <valette@crf.canon.fr>.Joel Sherrill1999-12-021-0/+853
As part of this effort, the mpc750 libcpu code is now shared with the ppc6xx.
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-16 18:01:31 +0000