| Commit message (Collapse) | Author | Files | Lines |
|
This patch is a part of the BSP source reorganization.
Update #3285.
|
|
close #2211
|
|
close #2211
|
|
|
|
|
|
Script does what is expected and tries to do it as
smartly as possible.
+ remove occurrences of two blank comment lines
next to each other after Id string line removed.
+ remove entire comment blocks which only exited to
contain CVS Ids
+ If the processing left a blank line at the top of
a file, it was removed.
|
|
|
|
* mpc8xx/clock/clock.c, mpc8xx/console-generic/console-generic.c,
mpc8xx/timer/timer.c: Fix nested extern declaration warnings.
|
|
|
|
* mpc5xx/clock/clock.c, mpc6xx/clock/c_clock.c, mpc8260/clock/clock.c,
mpc8xx/clock/clock.c, ppc403/clock/clock.c, ppc403/clock/clock_4xx.c:
The Shared Memory Driver no longer requires the special IOCTL in
Clock_control. This was a hack which has existed since before the
Classic API Timer Manager was implemented. All implementations of and
references to Clock_control were removed.
|
|
|
|
|
|
* ChangeLog, mpc8xx/clock/clock.c, ppc403/clock/clock.c,
ppc403/irq/ictrl.h, rtems/powerpc/powerpc.h:
Removed all macro definitions which depended on
the compiler defining a PPC CPU-model dependent
symbol from files in cpukit.
Macros which were not used by cpukit have been
moved to libcpu/powerpc/rtems/powerpc/powerpc.h.
|
|
* mpc5xx/clock/clock.c, mpc5xx/timer/timer.c, mpc8260/clock/clock.c,
mpc8260/cpm/brg.c, mpc8260/timer/timer.c, mpc8xx/clock/clock.c,
mpc8xx/console-generic/console-generic.c, mpc8xx/timer/timer.c,
new-exceptions/raw_exception.c, old-exceptions/cpu.c,
ppc403/clock/clock.c, ppc403/console/console.c,
ppc403/console/console.c.polled, ppc403/console/console405.c,
ppc403/ictrl/ictrl.c, ppc403/irq/ictrl.c, ppc403/timer/timer.c,
ppc403/tty_drv/tty_drv.c: Eliminate PowerPC specific elements from
the CPU Table. They have been replaced with variables named bsp_XXX
as needed.
|
|
* mpc8xx/clock/clock.c: Remove unused var extclk_value.
|
|
|
|
PR 527/bsps
PR 822/bsps
* mpc8xx/clock/clock.c: Currently the MBX8xx BSP does not boot,
because some logical errors are in the startup code. Additionally,
the mpc8xx shared clock driver does not support the clocking scheme
of some of the board variants, which are clocked from a 32768Hz (!)
external crystal.
|
|
|
|
* mpc505/vectors/vectors.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc6xx/exceptions/asm_utils.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc6xx/mmu/mmuAsm.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc8260/exceptions/asm_utils.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc8xx/exceptions/asm_utils.S: Include <rtems/asm.h> instead of <asm.h>.
* ppc403/vectors/vectors.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc5xx/exceptions/asm_utils.S: Include <rtems/asm.h> instead of <asm.h>.
* mpc8260/clock/clock.c: Include <rtems/clockdrv.h> instead of <clockdrv.h>.
* mpc8xx/clock/clock.c: Include <rtems/clockdrv.h> instead of <clockdrv.h>.
* ppc403/clock/clock.c: Include <rtems/clockdrv.h> instead of <clockdrv.h>.
|
|
* mpc505/timer/timer.c, mpc5xx/timer/timer.c,
mpc6xx/clock/c_clock.c, mpc6xx/timer/timer.c, mpc8260/clock/clock.c,
mpc8260/console-generic/console-generic.c, mpc8260/cpm/cp.c,
mpc8260/cpm/dpram.c, mpc8260/include/cpm.h, mpc8260/include/mmu.h,
mpc8260/include/mpc8260.h, mpc8260/mmu/mmu.c, mpc8260/timer/timer.c,
mpc8xx/clock/clock.c, mpc8xx/console-generic/console-generic.c,
mpc8xx/cpm/cp.c, mpc8xx/cpm/dpram.c, mpc8xx/include/cpm.h,
mpc8xx/include/mmu.h, mpc8xx/include/mpc8xx.h, mpc8xx/mmu/mmu.c,
mpc8xx/timer/timer.c, ppc403/clock/clock.c,
ppc403/console/console.c, ppc403/console/console405.c,
ppc403/ictrl/ictrl.c, ppc403/ictrl/ictrl.h, ppc403/timer/timer.c,
ppc403/tty_drv/tty_drv.c, rtems/powerpc/cache.h, shared/src/cache.c:
Convert to using c99 fixed size types.
|
|
* mpc6xx/clock/c_clock.c, mpc6xx/clock/c_clock.h,
mpc6xx/exceptions/raw_exception.c, mpc6xx/exceptions/raw_exception.h,
mpc6xx/mmu/bat.c, mpc6xx/mmu/bat.h, mpc6xx/mmu/mmuAsm.S,
mpc6xx/timer/timer.c, mpc8260/clock/clock.c,
mpc8260/console-generic/console-generic.c, mpc8260/cpm/brg.c,
mpc8260/exceptions/raw_exception.c,
mpc8260/exceptions/raw_exception.h, mpc8260/include/cpm.h,
mpc8260/include/mmu.h, mpc8260/mmu/mmu.c, mpc8260/timer/timer.c,
mpc8xx/clock/clock.c, mpc8xx/console-generic/console-generic.c,
mpc8xx/exceptions/raw_exception.c, mpc8xx/exceptions/raw_exception.h,
mpc8xx/include/cpm.h, mpc8xx/include/mmu.h, mpc8xx/mmu/mmu.c,
mpc8xx/timer/timer.c, ppc403/clock/clock.c,
ppc403/console/console.c.polled, ppc403/timer/timer.c,
rtems/powerpc/debugmod.h, shared/include/byteorder.h,
shared/include/cpuIdent.c, shared/include/cpuIdent.h,
shared/include/io.h, shared/include/mmu.h, shared/include/page.h,
shared/include/pgtable.h, shared/include/spr.h: URL for license
changed.
|
|
* mpc6xx/clock/c_clock.c, mpc6xx/clock/c_clock.h, mpc8xx/clock/clock.c,
mpc8xx/timer/timer.c, new_exception_processing/cpu.c,
new_exception_processing/cpu.h, new_exception_processing/cpu_asm.S,
old_exception_processing/cpu.c, old_exception_processing/cpu.h,
old_exception_processing/cpu_asm.S, old_exception_processing/rtems.S:
Fixed typo.
|
|
* mpc8xx/exceptions/.cvsignore, mpc8xx/exceptions/Makefile.am,
mpc8xx/exceptions/asm_utils.S, mpc8xx/exceptions/raw_exception.c,
mpc8xx/exceptions/raw_exception.h: New files.
* configure.in, mpc6xx/mmu/bat.h, mpc8xx/Makefile.am,
mpc8xx/clock/clock.c,
mpc8xx/console-generic/console-generic.c,
mpc8xx/include/mpc8xx.h, mpc8xx/mmu/mmu.c,
new_exception_processing/cpu.h, shared/include/byteorder.h,
wrapup/Makefile.am: This is conversion of the
mpc8xx CPU to the "new exception processing model."
|
|
mpc8xx libcpu support for the first time and remove includes
of bsp.h, references to BSP_Configuration, and Cpu_table. All
of these can be obtained directly from RTEMS now.
|
|
<charles.gauthier@iit.nrc.ca>, and Darlene A. Stewart
<Darlene.Stewart@nrc.ca> to add support for a number of very
significant things:
+ BSPs for many variations on the Motorola MBX8xx board series
+ Cache Manager including initial support for m68040
and PowerPC
+ Rework of mpc8xx libcpu code so all mpc8xx CPUs now use
same code base.
+ Rework of eth_comm BSP to utiltize above.
John reports this works on the 821 and 860
|
|
being set to 0 to indicate that there should be no Clock Tick. This
was used by the Timing Tests to avoid clock tick overhead perturbing
execution times. Now the Timing Tests simply leave the Clock Tick
Driver out of the Device Driver Table.
|
|
|
|
unnecessarily uses any variables defined by the BSP. On this
sweep, use of BSP_Configuration and Cpu_table was eliminated.
A significant part of this modification was the addition of
macros to access fields in the RTEMS configuration structures.
This is necessary to strengthen the division between the BSP independent
parts of RTEMS and the BSPs themselves. This started after
comments and analysis by Ralf Corsepius <corsepiu@faw.uni-ulm.de>.
|
|
particular, using bsp.h, or getting information from the BSP which
should properly be obtained from RTEMS is forbidden. This is
necessary to strengthen the division between the BSP independent
parts of RTEMS and the BSPs themselves. This started after
comments and analysis by Ralf Corsepius <corsepiu@faw.uni-ulm.de>.
The changes primarily eliminated the need to include bsp.h and
peeking at BSP_Configuration. The use of Cpu_table in each
BSP needs to be eliminated.
|
|
in libcpu/powerpc/mpc860/clock/clock.c:InstallClock() the reload value for
the PIT is defined as:
pit_value = (BSP_Configuration.microseconds_per_tick *
Cpu_table.clicks_per_usec) - 1 ;
What exactly is a tick, and what is a click?
My confusion stems from the fact, that Jay defines clicks_per_usec to 1
which is correct for his configuration, where a 4MHz clock is predivided
by 4 and then fed to the PIT. So I assume a "click" is just the period of
the PIT input frequency.
However, our HW config seems to have 32.768 kHz crystal input for PIT.
Mandatory division by 4 means 8.196kHz (122usec) at the PIT.
I think, the above assignment should read:
pit_value = (BSP_Configuration.microseconds_per_tick /
Cpu_table.clicks_per_usec) - 1;
where I can define Cpu_table.clicks_per_usec in bspstart.c to 122
(clicks_per_usec). That would lead to a PIT reload value of
10000/122 - 1 = 81 to reach a 10ms "tick" period.
|
|
based board.
|