| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
closes #2545.
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
Script does what is expected and tries to do it as
smartly as possible.
+ remove occurrences of two blank comment lines
next to each other after Id string line removed.
+ remove entire comment blocks which only exited to
contain CVS Ids
+ If the processing left a blank line at the top of
a file, it was removed.
|
|
|
|
|
| |
* configure.ac, startup/bspstart.c, include/coverhd.h: Use standard
cache BSP options.
|
| |
|
|
|
|
|
|
|
|
| |
* clock/p_clock.c, ide/pcmcia_ide.c, include/bsp.h, include/coverhd.h,
irq/irq.c, irq/irq.h, irq/irq_asm.S, irq/irq_init.c,
startup/bspstart.c, startup/bspstart.c.nocache, startup/imbx8xx.c,
startup/mmutlbtab.c, startup/setvec.c, startup/start.S,
vectors/vectors.h, vectors/vectors_init.c: URL for license changed.
|
|
|
|
|
|
| |
* include/coverhd.h: Per PR261 removed include of
<rtems/score/targopts.h> because the file is no longer being
generated and really wasn't being used anyway.
|
|
|
|
|
|
| |
* clock/p_clock.c, include/bsp.h, include/coverhd.h,
startup/bspstart.c, startup/bspstart.c.nocache, startup/setvec.c,
startup/start.S: Fixed typo.
|
| |
|
|
<charles.gauthier@iit.nrc.ca>, and Darlene A. Stewart
<Darlene.Stewart@nrc.ca> to add support for a number of very
significant things:
+ BSPs for many variations on the Motorola MBX8xx board series
+ Cache Manager including initial support for m68040
and PowerPC
+ Rework of mpc8xx libcpu code so all mpc8xx CPUs now use
same code base.
+ Rework of eth_comm BSP to utiltize above.
John reports this works on the 821 and 860
|