summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/powerpc/dmv177 (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* Fixed bug where the last link of the RDA was not initialized properly.Joel Sherrill1998-08-121-15/+30
* Added SONIC_DEBUG_DESCRIPTORS and changed debug level.Joel Sherrill1998-08-111-3/+11
* Survives 16-20 packets. Appears to be ok on TX buffer management.Joel Sherrill1998-08-101-11/+16
* Added printsJoel Sherrill1998-08-101-1/+2
* Can now reply to multiple successive pings successfully without being inJoel Sherrill1998-08-102-29/+22
* replies to ping -- forced into prosmiscuous modeJoel Sherrill1998-08-101-13/+21
* Reordered some stuff.Joel Sherrill1998-08-081-7/+10
* Changed debug level.Joel Sherrill1998-08-082-36/+96
* Removed SonicRegisters structure since we now use register indicesJoel Sherrill1998-08-061-83/+15
* Enabled specific types of debug info.Joel Sherrill1998-08-061-31/+55
* Changed debug enable macros to support individually enabling differentJoel Sherrill1998-08-061-15/+30
* Card Resource Register was a 16-bit register not a 32-bit one.Joel Sherrill1998-08-065-28/+36
* Added support for the Card Resource Register. The new probe routinesJoel Sherrill1998-08-065-8/+107
* Added constants which made the multiple bit settings more readableJoel Sherrill1998-08-051-0/+25
* DCR setting changed to match what the DY-4 Firmware initialized it to.Joel Sherrill1998-08-051-135/+259
* Switched to read/write register routines and added some basic debugJoel Sherrill1998-08-032-332/+473
* Changed name of network driver.Joel Sherrill1998-07-301-1/+1
* Added temporary include of dmv170.hJoel Sherrill1998-07-301-0/+6
* Added SONIC configuration information.Joel Sherrill1998-07-301-0/+9
* Added a hint to continue writing this.Joel Sherrill1998-07-301-0/+2
* Changed clock rate from 32 Khz to 1 Mhz.Joel Sherrill1998-07-302-6/+6
* Changed comment to be more polite.Joel Sherrill1998-07-301-1/+1
* Updating to make more readable.Joel Sherrill1998-07-301-28/+8
* Spacing corrected.Joel Sherrill1998-07-301-1/+0
* New file based on email from DY-4 technical support.Joel Sherrill1998-07-301-0/+62
* Fixed spacing.Joel Sherrill1998-07-301-1/+0
* Updated to accurately reflect the dmv177.Joel Sherrill1998-07-301-22/+21
* Made chain.h sharedJoel Sherrill1998-07-302-355/+1
* Made tod.h sharedJoel Sherrill1998-07-302-39/+2
* Added reference to shared TOD driver.Joel Sherrill1998-07-291-1/+1
* Corrected to reflect the ICM7170 which is really on this board.Joel Sherrill1998-07-292-16/+12
* Added config.c and deleted tod.c.Joel Sherrill1998-07-291-1/+1
* Simplified RTC base address.Joel Sherrill1998-07-291-2/+1
* Changed cast on RTC address and added base address of RTC fields as opposedJoel Sherrill1998-07-291-1/+2
* First cut at configuration table for libchip RTC. At this point, weJoel Sherrill1998-07-284-275/+117
* Removed "if 0" used to switch between serial ports.Joel Sherrill1998-07-252-4/+0
* Moved console.c to libbsp/shared.Joel Sherrill1998-07-252-291/+1
* Changed so we could test interrupts on port 3.Joel Sherrill1998-07-182-4/+4
* Removed use of data port for z8530.Joel Sherrill1998-07-182-14/+14
* New fileJoel Sherrill1998-07-181-0/+62
* Added z85c30 specific probe routine to decide what the clock rate was.Joel Sherrill1998-07-182-8/+52
* Addresses for SCC were wrong. A and B ports were swapped.Joel Sherrill1998-07-181-44/+25
* Swapped RX and TX since doing this makes the lights blink on theJoel Sherrill1998-07-181-2/+2
* Added RS-422 converter information and cable building information.Joel Sherrill1998-07-181-8/+59
* Added information on the MC68681.Joel Sherrill1998-07-181-2/+12
* Added background and setup to add section on RS-422.Joel Sherrill1998-07-181-11/+21
* Reworked to removed dependency on DY-4 CSS ROM monitor interface.Joel Sherrill1998-07-181-5/+2
* Removed css_iface.Joel Sherrill1998-07-182-2/+2
* Removed. We are no longer dependent on DY-4 CSS interface code.Joel Sherrill1998-07-182-216/+0
* New file.Joel Sherrill1998-07-181-0/+26
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-26 12:56:40 +0000