summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/powerpc/dmv177 (unfollow)
Commit message (Collapse)AuthorFilesLines
1998-10-27Spacing.Joel Sherrill1-1/+0
1998-10-26Merged base line score603e BSPJoel Sherrill1-28/+28
1998-09-11Updates to tree to make it build with all desired changes and the conversionJoel Sherrill5-788/+835
of the SONIC driver to the new FreeBSD stack instead of KA9Q.
1998-08-14If 0 out the code which touches the chip in questionable ways for processingJoel Sherrill1-0/+6
a giant packet.
1998-08-14Changed tm27 clear interrupt macro on all PPC BSPs except the papyrus.Joel Sherrill1-0/+5
1998-08-14Added information on caching.Joel Sherrill1-0/+13
1998-08-14Updated.Joel Sherrill1-1/+1
1998-08-13Fixed version referenceJoel Sherrill1-1/+1
1998-08-13Updated.Joel Sherrill1-181/+179
1998-08-13base line -- copied from erc32Joel Sherrill1-0/+193
1998-08-13Enable TX interrupts only when we need TDAs.Joel Sherrill1-1/+0
1998-08-13Cleaned up some debugging stuff.Joel Sherrill1-23/+15
Redid interrupt handler to read imr/isr once and to write the imr once.
1998-08-12Removed spurious prints and cleaned up XXX.Joel Sherrill1-11/+10
1998-08-12Added more debug information. There are probably debug prints left in.Joel Sherrill1-24/+53
Fixed one important bug. After wrapping the RX Descriptors all had the EOL bit set which resulted in everything slowing down massively.
1998-08-12Fixed bug where the last link of the RDA was not initialized properly.Joel Sherrill1-15/+30
1998-08-11Added SONIC_DEBUG_DESCRIPTORS and changed debug level.Joel Sherrill1-3/+11
1998-08-10Survives 16-20 packets. Appears to be ok on TX buffer management.Joel Sherrill1-11/+16
Problem appears to be on the RX buffer initialization side.
1998-08-10Added printsJoel Sherrill1-1/+2
1998-08-10Can now reply to multiple successive pings successfully without being inJoel Sherrill2-29/+22
promiscuous mode. It still dies somewhere between 16 and 20 pings.
1998-08-10replies to ping -- forced into prosmiscuous modeJoel Sherrill1-13/+21
1998-08-08Reordered some stuff.Joel Sherrill1-7/+10
1998-08-08Changed debug level.Joel Sherrill2-36/+96
Moved CAM Descriptor types to sonic.h. CAM memory is now malloced to insure it shares the same upper address bits. Removed increment of RX interrupt count on TX interrupt path. Added SONIC_DEBUG_FRAGMENTS and SONIC_DEBUG_CAM conditionals. Fixed bugs in fragment manipulation. First bug was that the pad overwrote the last fragment. The second bug was that the link information overwrote the size of the last fragment. Rewrote initialization of TDA to simplify it.
1998-08-06Removed SonicRegisters structure since we now use register indicesJoel Sherrill1-83/+15
and access routines. Added revision constants. Added in_use and EOL field values.
1998-08-06Enabled specific types of debug info.Joel Sherrill1-31/+55
Added pointer to RDA to sonic structure. Added macro names for values used in the in_use field of RDA entries. Rewrote the RX Descriptor Area initialization loop. Added a check to barf if this is a Rev B sonic chip. Enabled check that the CAM was properly loaded.
1998-08-06Changed debug enable macros to support individually enabling differentJoel Sherrill1-15/+30
types of debug information. Removed call to rtems_panic which was based on checking a variable which was no longer being set.
1998-08-06Card Resource Register was a 16-bit register not a 32-bit one.Joel Sherrill5-28/+36
Used existing constants for bits on the register.
1998-08-06Added support for the Card Resource Register. The new probe routinesJoel Sherrill5-8/+107
check for the presence of the DUART, SCC, and RTC. The SONIC check needs to be added in the future as the network driver is libchip'ed.
1998-08-05Added constants which made the multiple bit settings more readableJoel Sherrill1-0/+25
for the Data Configuration Register (DCR).
1998-08-05DCR setting changed to match what the DY-4 Firmware initialized it to.Joel Sherrill1-135/+259
This primarily included setting the state of the programmable outputs and the RX and TX FIFO depths. Moved all of the TX, RX, and RRA data structure initialization to before the hardware initialization. As part of this, the hardware initialization was consolidated. More than likely, some of this movement broke stuff. Used constants added to sonic.h which gave more logical names to some of the register bit settings. Switched to calloc to insure the data areas where initialized to 0. Commented out a panic check in the RX server which may or may not have been right. Increased the size of the CAM initialization area. It is possible that this could be decreased or code added to handle the management of multiple hardware addresses. Added sonic read and write register routines which aid greatly in debugging and provide the core for the eventual movement of this driver to libchip. Added debug code to the read and write register routines which can print the value read from or written to a register. This code also prints the register name which significantly eases reading the log.
1998-08-03Switched to read/write register routines and added some basic debugJoel Sherrill2-332/+473
help.
1998-07-30Changed name of network driver.Joel Sherrill1-1/+1
1998-07-30Added temporary include of dmv170.hJoel Sherrill1-0/+6
1998-07-30Added SONIC configuration information.Joel Sherrill1-0/+9
1998-07-30Added a hint to continue writing this.Joel Sherrill1-0/+2
1998-07-30Changed clock rate from 32 Khz to 1 Mhz.Joel Sherrill2-6/+6
Registers are at 8 byte boundaries NOT 4 as initially configured.
1998-07-30Changed comment to be more polite.Joel Sherrill1-1/+1
1998-07-30Updating to make more readable.Joel Sherrill1-28/+8
1998-07-30Spacing corrected.Joel Sherrill1-1/+0
1998-07-30New file based on email from DY-4 technical support.Joel Sherrill1-0/+62
1998-07-30Fixed spacing.Joel Sherrill1-1/+0
1998-07-30Updated to accurately reflect the dmv177.Joel Sherrill1-22/+21
1998-07-30Made chain.h sharedJoel Sherrill2-355/+1
1998-07-30Made tod.h sharedJoel Sherrill2-39/+2
1998-07-29Added reference to shared TOD driver.Joel Sherrill1-1/+1
1998-07-29Corrected to reflect the ICM7170 which is really on this board.Joel Sherrill2-16/+12
1998-07-29Added config.c and deleted tod.c.Joel Sherrill1-1/+1
1998-07-29Simplified RTC base address.Joel Sherrill1-2/+1
1998-07-29Changed cast on RTC address and added base address of RTC fields as opposedJoel Sherrill1-1/+2
to entire RTC with NVRAM included.
1998-07-28First cut at configuration table for libchip RTC. At this point, weJoel Sherrill4-275/+117
are pretending that the DMV177 has an M48T08.
1998-07-25Removed "if 0" used to switch between serial ports.Joel Sherrill2-4/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 19:22:00 +0000