Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | 2000-09-04 Ralf Corsepius <corsepiu@faw.uni-ulm.de> | Joel Sherrill | 2000-09-05 | 2 | -2/+3 |
| | | | | * Makefile.am: Formatting. | ||||
* | Adding ChangeLogs. | Joel Sherrill | 2000-08-10 | 1 | -0/+3 |
| | |||||
* | Port of RTEMS to the Texas Instruments C3x/C4x DSP families including | Joel Sherrill | 2000-07-26 | 1 | -0/+13 |
| | | | | | | | | | | | a BSP (c4xsim) supporting the simulator included with gdb. This port was done by Joel Sherrill and Jennifer Averett of OAR Corporation. Also included with this port is a space/time optimization to eliminate FP context switch management on CPUs without hardware or software FP. An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8) on this CPU. This required addressing alignment checks and assumptions as well as fixing code that assumed sizeof(unsigned32) == 4. | ||||
* | BSP now compiles and links with CAVSL board information. This includes | Joel Sherrill | 2000-02-29 | 1 | -1/+0 |
| | | | | | | | | | | linkcmds updated, simio references removed, and switch to libchip for serial ports from simio. Added a MEMORY_MAP file to capture information about the various addresses on this board. In addition, many of the beta patches are now included. | ||||
* | New port of RTEMS to TI C3x and C4x. | Joel Sherrill | 2000-02-22 | 4 | -0/+220 |