summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/c4x/c4xsim/include (follow)
Commit message (Collapse)AuthorAgeFilesLines
* 2001-09-27 Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2001-09-271-2/+2
| | | | | * include/Makefile.am: Use 'CLEANFILES ='. * include/Makefile.am: Use 'PREINSTALL_FILES ='.
* 2001-05-26 Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2001-06-083-7/+12
| | | | | | | * configure.in: Add bspopts.h, fix PACKAGE. * include/.cvsignore: Add bspopts.h*, stamp-h*. * include/Makefile.am: Use *_HEADERS instead of *H_FILES. * include/bsp.h: Include bspopts.h.
* 2000-09-04 Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2000-09-051-4/+4
| | | | | | * clock/Makefile.am, console/Makefile.am, start/Makefile.am, startup/Makefile.am, timer/Makefile.am, wrapup/Makefile.am: Include compile.am
* Port of RTEMS to the Texas Instruments C3x/C4x DSP families includingJoel Sherrill2000-07-262-4/+3
| | | | | | | | | | | a BSP (c4xsim) supporting the simulator included with gdb. This port was done by Joel Sherrill and Jennifer Averett of OAR Corporation. Also included with this port is a space/time optimization to eliminate FP context switch management on CPUs without hardware or software FP. An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8) on this CPU. This required addressing alignment checks and assumptions as well as fixing code that assumed sizeof(unsigned32) == 4.
* BSP now compiles and links with CAVSL board information. This includesJoel Sherrill2000-02-291-4/+0
| | | | | | | | | | linkcmds updated, simio references removed, and switch to libchip for serial ports from simio. Added a MEMORY_MAP file to capture information about the various addresses on this board. In addition, many of the beta patches are now included.
* New port of RTEMS to TI C3x and C4x.Joel Sherrill2000-02-223-0/+175
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-02 17:01:47 +0000