summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/shared/include (unfollow)
Commit message (Expand)AuthorFilesLines
2016-10-02bsps/arm: Support recent bootloaders starting kernel in HYP modePavel Pisa2-2/+15
2016-10-02libbsp/arm: Add the TTB table to the default MMU set up as read/write.Chris Johns1-0/+4
2016-10-02arm/bsps: CP15 and basic cache support entire cache clean for more architectu...Pavel Pisa1-1/+5
2016-10-02bsps/arm: basic on core cache support changed to use l1 functions.Pavel Pisa1-42/+29
2016-01-18bsps/arm: Fix broken switch statementSebastian Huber1-4/+5
2015-07-21bsps/arm: Update due to API changesSebastian Huber1-4/+4
2014-11-27bsps/arm: Add .nocache sectionSebastian Huber2-1/+17
2014-11-20bsps/arm: L1 cache support changesSebastian Huber1-16/+21
2014-10-14bsps/arm: Convert PL011 and PL050 console driversSebastian Huber2-6/+28
2014-09-10bsps/arm: Add a9mpcore_clock_initialize_early()Sebastian Huber1-1/+10
2014-09-10bsps/arm: Fix GIC tm27 supportSebastian Huber1-15/+29
2014-07-16Common ARM A8 code.Chris Johns1-0/+55
2014-07-01bsps/arm: Rename bsp_mm_config_tableSebastian Huber1-2/+4
2014-06-06bsps/arm: Change L2 cache initializationSebastian Huber1-47/+0
2014-06-06bsps/arm: Define ARM_CP15_TEXT_SECTIONSebastian Huber2-42/+1
2014-06-05bsps/arm: Simplify L1 caches supportSebastian Huber1-55/+12
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber1-0/+5
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber1-4/+4
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber1-6/+13
2014-06-05bsps/arm: Simplify Cortex-A9 MPCore startSebastian Huber1-31/+32
2014-05-28bsp/arm: Broadcast cache maintenancesRalf Kirchner1-1/+1
2014-05-07bsps/arm: Declare return typesSebastian Huber1-7/+8
2014-04-17bsp/arm: Add cache size methodsRalf Kirchner1-0/+33
2014-04-17bsp/arm: Remove unused cache store methodsRalf Kirchner1-9/+0
2014-04-17bsp/arm: Correct cache misalignment handlingRalf Kirchner1-6/+6
2014-04-17bsp/arm: Consistenly same handling for flushingRalf Kirchner1-2/+2
2014-04-17bsp/arm: RTEMS_SMP to arm erratum 764369 detectionRalf Kirchner3-10/+8
2014-04-17bsp/arm: Erratum 764369 after enabling SCURalf Kirchner1-1/+1
2014-04-17bsp/arm: Correct detection of arm erratum 764368Ralf Kirchner1-0/+1
2014-04-17bsp/arm: Cleanup L1 cacheRalf Kirchner1-2/+2
2014-03-21Change all references of rtems.com to rtems.org.Chris Johns17-17/+17
2014-03-13bsp/arm: Add handling for level 2 L2C-310 cache controllerRalf Kirchner1-0/+483
2014-03-13bsp/arm: Add SCU errata handling for L2C-310 cacheRalf Kirchner2-10/+36
2014-03-13bsp/arm: Add arm-errata.h and arm-release-id.hRalf Kirchner2-0/+279
2014-03-13bsp/arm: Add linker symbol bsp_processor_countRalf Kirchner1-0/+2
2014-03-13bsp/arm: Separate setup for translation tableRalf Kirchner1-4/+20
2014-03-13bsp/arm: Invalidate SCURalf Kirchner2-1/+25
2014-02-19score: Rename rtems_smp_process_interrupt()Sebastian Huber1-1/+0
2014-02-19score: Rename rtems_smp_secondary_cpu_initialize()Sebastian Huber1-1/+2
2014-02-10bsps/arm: Use Global Timer for Cortex-A9 MPCoreSebastian Huber2-4/+23
2014-01-13bsps/arm: Use ALIGN_WITH_INPUTSebastian Huber2-13/+0
2014-01-10bsps/arm: Use handlers for PL111 set up/tear downSebastian Huber1-5/+5
2013-12-30libbsp misc: Fix comment formattingJoel Sherrill1-6/+6
2013-12-22libbsp/arm: add doxygen to arm shared headersSzkocsovszki Zsolt13-0/+112
2013-12-19arm/a9mpcore: Add support to get the clock via a weak linkage function.Chris Johns1-0/+29
2013-12-19Revert "bsps/arm: Use ALIGN_WITH_INPUT"Chris Johns2-0/+13
2013-12-16bsps/arm: Use ALIGN_WITH_INPUTSebastian Huber2-13/+0
2013-12-10arm shared: Add bsp_translation_table_end the linker symbols.Chris Johns1-0/+1
2013-12-09doxygen: refactored doxygen in libbsp to illustrate new rule setDaniel Ramirez2-12/+4
2013-11-29doxygen: refactored doxygen in libbsp/arm/lpc32xxDaniel Ramirez1-0/+9
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-21 10:57:42 +0000