summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/altera-cyclone-v/console (follow)
Commit message (Collapse)AuthorAgeFilesLines
* bsp/altera-cyclone-v: Use public include pathChris Johns2018-01-041-4/+4
| | | | Update #3254.
* Simplify and unify BSP_output_charSebastian Huber2017-09-121-4/+0
| | | | | | | | The BSP_output_char should output a char and not mingle with high level processing, e.g. '\n' to '\r\n' translation. Move this translation to rtems_putc(). Remove it from all the BSP_output_char implementations. Close #3122.
* bsps: Include missing <rtems/bspIo.h>Sebastian Huber2016-06-241-0/+2
|
* bsp/altera-cyclone-v: Fix define usageSebastian Huber2015-04-021-1/+1
|
* libchip/serial: Add alternative NS16550 driverSebastian Huber2014-10-071-90/+69
| | | | Use the Termios device API.
* bsp/altera-cyclone-v: Add BSP_USE_UART_INTERRUPTSSebastian Huber2014-09-101-3/+9
|
* bsp/altera-caclone-v: Early printk supportRalf Kirchner2014-05-121-24/+4
| | | | Make sure printk can work early during BSP startup.
* Change all references of rtems.com to rtems.org.Chris Johns2014-03-211-1/+1
|
* bsp/altera-cyclone-v: New BSPRalf Kirchner2014-03-131-0/+195
Implemented so far: - nocache heap for uncached RAM - basic timer - level 1 cache handling for arm cache controller in arm-cache-l1.h - level 2 L2C-310 cache controller - MMU - DWMAC 1000 ethernet controller - basic errata handling - smp startup for second core