summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/riscv/start (unfollow)
Commit message (Expand)AuthorFilesLines
2021-09-21build: Remove old build systemSebastian Huber1-46/+0
2021-07-28score: Canonicalize _CPU_Fatal_halt()Sebastian Huber1-1/+2
2021-01-28bsps: Replace bsp_specs with an empty fileSebastian Huber1-9/+0
2020-09-23bsps/riscv: Add bsp_fdt_map_intr()Sebastian Huber1-0/+6
2020-09-17riscv: Make sifive_test finisher 4 bytesHesham Almatary1-1/+1
2019-11-14bsp/riscv: riscv_get_core_frequency()Sebastian Huber1-41/+23
2019-10-23riscv: add freedom E310 Arty A7 bspPragnesh Patel1-0/+52
2019-01-22riscv: add griscv bspJiri Gaisler2-532/+0
2019-01-08bsp/riscv: Clear boot command lineSebastian Huber1-0/+1
2018-11-08score: Rename interrupt stack symbolsSebastian Huber1-3/+3
2018-08-02bsp/riscv: Fix build with RTEMS_SMP undefinedSebastian Huber1-5/+7
2018-08-01bsp/riscv: Initialize FPU depending on ISASebastian Huber1-1/+4
2018-07-25bsp/riscv: Add PLIC supportSebastian Huber1-1/+1
2018-07-25bsp/riscv: Add basic SMP startupSebastian Huber3-18/+225
2018-07-25bsp/riscv: Add reset via for SiFive Test FinisherSebastian Huber1-5/+18
2018-07-25bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber1-0/+43
2018-07-25bsp/riscv: Fix HTIF warningsSebastian Huber1-2/+7
2018-07-25riscv: Rework exception handlingSebastian Huber2-34/+35
2018-07-06riscv: Add LADDR assembler defineSebastian Huber1-8/+8
2018-06-28riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber1-1/+5
2018-06-28bsp/riscv: Fix vector table for lp64Sebastian Huber1-16/+22
2018-06-28bsp/riscv: Add SMP startup synchronizationSebastian Huber1-2/+20
2018-06-28bsp/riscv: Add device tree supportSebastian Huber1-6/+12
2018-06-28riscv: Add dummy SMP supportSebastian Huber1-0/+10
2018-06-27bsp/riscv: Load global pointerSebastian Huber1-0/+6
2018-06-27bsp/riscv: Use memset() to clear .bssSebastian Huber1-10/+5
2018-06-27riscv: Format assembler filesSebastian Huber1-33/+36
2018-06-27bsp/riscv: Do not clear integer registers at startSebastian Huber1-31/+0
2018-06-27bsp/riscv: Add BSP options to define RAM regionSebastian Huber1-1/+1
2018-06-27bsp/riscv_generic: Rename to "riscv"Sebastian Huber5-0/+593
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 02:14:24 +0000