summaryrefslogtreecommitdiffstats
path: root/bsps/arm/imx/start/bspreset.c (unfollow)
Commit message (Collapse)AuthorFilesLines
2023-05-20Update company nameSebastian Huber1-1/+1
The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
2022-07-08bsps/arm/imx: Change license to BSD-2Joel Sherrill1-3/+22
Updates #3053.
2022-03-10bsps/arm/: Scripted embedded brains header file clean upJoel Sherrill1-6/+0
Updates #4625.
2018-04-20bsps: Move startup files to bspsSebastian Huber1-0/+0
Adjust build support files to new directory layout. This patch is a part of the BSP source reorganization. Update #3285.
2017-11-02bsp/imx: More robust and faster bsp_reset()Sebastian Huber1-3/+3
Update #3090.
2017-11-02bsp/imx: Drain console before resetSebastian Huber1-1/+3
Update #3090.
2017-11-02bsp/imx: Implement bsp_reset()Sebastian Huber1-1/+12
Update #3090.
2017-08-04bsp/imx: New BSPSebastian Huber1-3/+2
Update #3090.
2015-11-24bsp/altera-cyclone-v: Add fatal extension handlerSebastian Huber1-17/+1
2014-04-11rtems: Rename rtems_smp_get_current_processor()Sebastian Huber1-1/+1
Rename rtems_smp_get_current_processor() in rtems_get_current_processor(). Make rtems_get_current_processor() a function in uni-processor configurations to enable ABI compatibility with SMP configurations.
2014-03-21Change all references of rtems.com to rtems.org.Chris Johns1-1/+1
2014-03-13bsp/altera-cyclone-v: New BSPRalf Kirchner1-0/+37
Implemented so far: - nocache heap for uncached RAM - basic timer - level 1 cache handling for arm cache controller in arm-cache-l1.h - level 2 L2C-310 cache controller - MMU - DWMAC 1000 ethernet controller - basic errata handling - smp startup for second core