Commit message (Collapse) | Author | Files | Lines | ||
---|---|---|---|---|---|
2023-05-20 | Update company name | Sebastian Huber | 1 | -1/+1 | |
The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH. | |||||
2022-07-08 | bsps/arm/altera-cyclone-v: Change license to BSD-2 | Joel Sherrill | 1 | -3/+22 | |
Updates #3053. | |||||
2022-03-10 | bsps/arm/: Scripted embedded brains header file clean up | Joel Sherrill | 1 | -6/+0 | |
Updates #4625. | |||||
2019-03-04 | bsp/altera-cyclone-v: Adjust Doxygen file groups | Sebastian Huber | 1 | -0/+6 | |
Update #3707. | |||||
2018-04-20 | bsps: Move console drivers to bsps | Sebastian Huber | 1 | -0/+0 | |
This patch is a part of the BSP source reorganization. Update #3285. | |||||
2018-01-04 | bsp/altera-cyclone-v: Use public include path | Chris Johns | 1 | -4/+4 | |
Update #3254. | |||||
2017-09-12 | Simplify and unify BSP_output_char | Sebastian Huber | 1 | -4/+0 | |
The BSP_output_char should output a char and not mingle with high level processing, e.g. '\n' to '\r\n' translation. Move this translation to rtems_putc(). Remove it from all the BSP_output_char implementations. Close #3122. | |||||
2016-06-24 | bsps: Include missing <rtems/bspIo.h> | Sebastian Huber | 1 | -0/+2 | |
2015-04-02 | bsp/altera-cyclone-v: Fix define usage | Sebastian Huber | 1 | -1/+1 | |
2014-10-07 | libchip/serial: Add alternative NS16550 driver | Sebastian Huber | 1 | -90/+69 | |
Use the Termios device API. | |||||
2014-09-10 | bsp/altera-cyclone-v: Add BSP_USE_UART_INTERRUPTS | Sebastian Huber | 1 | -3/+9 | |
2014-05-12 | bsp/altera-caclone-v: Early printk support | Ralf Kirchner | 1 | -24/+4 | |
Make sure printk can work early during BSP startup. | |||||
2014-03-21 | Change all references of rtems.com to rtems.org. | Chris Johns | 1 | -1/+1 | |
2014-03-13 | bsp/altera-cyclone-v: New BSP | Ralf Kirchner | 1 | -0/+195 | |
Implemented so far: - nocache heap for uncached RAM - basic timer - level 1 cache handling for arm cache controller in arm-cache-l1.h - level 2 L2C-310 cache controller - MMU - DWMAC 1000 ethernet controller - basic errata handling - smp startup for second core |