summaryrefslogtreecommitdiffstats
path: root/bsps/aarch64/shared (unfollow)
Commit message (Expand)AuthorFilesLines
2021-06-24aarch64: whitespace fixes in start.SGedare Bloom1-166/+166
2021-06-24bsps/aarch64: replace boot options with asm switch codeGedare Bloom1-7/+8
2021-06-24bsps/aarch64: add non-secure mode and versal supportGedare Bloom1-2/+16
2021-06-24bsps/aarch64: add physical secure timerGedare Bloom1-0/+8
2021-06-24aarch64: add support to drop EL3 to EL2Kinsey Moore1-1/+26
2021-05-27bsps/aarch64: Advertise cache function supportKinsey Moore1-0/+10
2021-05-27bsps/aarch64: Align MVAs consistentlyKinsey Moore1-8/+5
2021-05-27bsps/aarch64: Break out system registersKinsey Moore1-180/+33
2021-03-05bsps/aarch64: Add support for EL2 startKinsey Moore1-0/+25
2021-03-05bsps/aarch64: RTEMS_DEBUG stack alignment faultsKinsey Moore1-0/+8
2021-03-05bsps/aarch64: Resolve usage of SUBALIGN()Kinsey Moore1-4/+2
2021-01-26bsps: Add missing DWARF 5 sectionsSebastian Huber1-3/+5
2021-01-25bsps: Support DWARF 5 sectionsSebastian Huber1-8/+13
2020-12-23bsps: Use header file for GIC architecture supportSebastian Huber1-58/+0
2020-12-22bsps: Fix includesSebastian Huber1-1/+0
2020-12-16bsps: Remove gicvx_interrupt_dispatch()Sebastian Huber1-5/+0
2020-12-02bsps: Move ARM GICv2 driver to bsps/sharedKinsey Moore1-1/+1
2020-11-23spec/aarch64: Only apply SUBALIGN(4) to ILP32Kinsey Moore1-2/+4
2020-10-05bsps: Add Cortex-A53 ILP32 BSP variantKinsey Moore1-0/+16
2020-10-05bsps: Add Cortex-A53 LP64 basic BSPKinsey Moore5-0/+1432