summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml
diff options
context:
space:
mode:
Diffstat (limited to 'spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml')
-rw-r--r--spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml19
1 files changed, 19 insertions, 0 deletions
diff --git a/spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml b/spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml
new file mode 100644
index 0000000000..23dfb8239d
--- /dev/null
+++ b/spec/build/bsps/dev/irq/optarmgic-icc-bpr1.yml
@@ -0,0 +1,19 @@
+SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
+actions:
+- get-integer: null
+- define: null
+build-type: option
+copyrights:
+- Copyright (C) 2022 embedded brains GmbH & Co. KG
+default:
+- enabled-by: true
+ value: 0x00000003
+description: |
+ Defines the initial value of the ICC_BPR1 register of the ARM GIC CPU
+ Interface. The value is optional. If it is not defined, then the register
+ is not initialized.
+enabled-by: true
+format: '{:#010x}'
+links: []
+name: BSP_ARM_GIC_ICC_BPR1
+type: build