summaryrefslogtreecommitdiffstats
path: root/doc/cpu_supplement/sh.t
diff options
context:
space:
mode:
Diffstat (limited to '')
-rw-r--r--doc/cpu_supplement/sh.t169
1 files changed, 0 insertions, 169 deletions
diff --git a/doc/cpu_supplement/sh.t b/doc/cpu_supplement/sh.t
deleted file mode 100644
index fb2d3c25c2..0000000000
--- a/doc/cpu_supplement/sh.t
+++ /dev/null
@@ -1,169 +0,0 @@
-@c
-@c COPYRIGHT (c) 1988-2002.
-@c On-Line Applications Research Corporation (OAR).
-@c All rights reserved.
-
-@ifinfo
-@end ifinfo
-@chapter SuperH Specific Information
-
-This chapter discusses the SuperH architecture dependencies
-in this port of RTEMS. The SuperH family has a wide variety
-of implementations by a wide range of vendors. Consequently,
-there are many, many CPU models within it.
-
-
-@subheading Architecture Documents
-
-For information on the SuperH architecture,
-refer to the following documents available from VENDOR
-(@file{http//www.XXX.com/}):
-
-@itemize @bullet
-@item @cite{SuperH Family Reference, VENDOR, PART NUMBER}.
-@end itemize
-
-@c
-@c
-@c
-@section CPU Model Dependent Features
-
-This chapter presents the set of features which vary
-across SuperH implementations and are of importance to RTEMS.
-The set of CPU model feature macros are defined in the file
-@code{cpukit/score/cpu/sh/sh.h} based upon the particular CPU
-model specified on the compilation command line.
-
-@subsection Another Optional Feature
-
-The macro XXX
-
-@c
-@c
-@c
-
-@section Calling Conventions
-
-
-@subsection Calling Mechanism
-
-All RTEMS directives are invoked using a @code{XXX}
-instruction and return to the user application via the
-@code{XXX} instruction.
-
-@subsection Register Usage
-
-The SH1 has 16 general registers (r0..r15).
-
-@itemize @bullet
-
-@item r0..r3 used as general volatile registers
-
-@item r4..r7 used to pass up to 4 arguments to functions, arguments
-above 4 are
-passed via the stack)
-
-@item r8..13 caller saved registers (i.e. push them to the stack if you
-need them inside of a function)
-
-@item r14 frame pointer
-
-@item r15 stack pointer
-
-@end itemize
-
-@subsection Parameter Passing
-
-XXX
-
-@c
-@c
-@c
-
-@section Memory Model
-
-@subsection Flat Memory Model
-
-The SuperH family supports a flat 32-bit address
-space with addresses ranging from 0x00000000 to 0xFFFFFFFF (4
-gigabytes). Each address is represented by a 32-bit value and
-is byte addressable. The address may be used to reference a
-single byte, word (2-bytes), or long word (4 bytes). Memory
-accesses within this address space are performed in big endian
-fashion by the processors in this family.
-
-Some of the SuperH family members support virtual memory and
-segmentation. RTEMS does not support virtual memory or
-segmentation on any of the SuperH family members. It is the
-responsibility of the BSP to initialize the mapping for
-a flat memory model.
-
-@c
-@c
-@c
-
-@section Interrupt Processing
-
-Although RTEMS hides many of the processor dependent
-details of interrupt processing, it is important to understand
-how the RTEMS interrupt manager is mapped onto the processor's
-unique architecture. Discussed in this chapter are the MIPS's
-interrupt response and control mechanisms as they pertain to
-RTEMS.
-
-@subsection Vectoring of an Interrupt Handler
-
-Upon receipt of an interrupt the XXX family
-members with separate interrupt stacks automatically perform the
-following actions:
-
-@itemize @bullet
-@item TBD
-
-@end itemize
-
-A nested interrupt is processed similarly by these
-CPU models with the exception that only a single ISF is placed
-on the interrupt stack and the current stack need not be
-switched.
-
-@subsection Interrupt Levels
-
-TBD
-
-@c
-@c
-@section Default Fatal Error Processing
-
-The default fatal error handler for this architecture disables processor
-interrupts, places the error code in @b{XXX}, and executes a @code{XXX}
-instruction to simulate a halt processor instruction.
-
-@section Symmetric Multiprocessing
-
-SMP is not supported.
-
-@section Thread-Local Storage
-
-Thread-local storage is not implemented.
-
-@c
-@c
-@c
-
-@section Board Support Packages
-
-@subsection System Reset
-
-An RTEMS based application is initiated or
-re-initiated when the processor is reset. When the
-processor is reset, it performs the following actions:
-
-@itemize @bullet
-@item TBD
-
-@end itemize
-
-@subsection Processor Initialization
-
-TBD