diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2020-12-22 13:00:27 +0100 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2020-12-23 09:24:49 +0100 |
commit | 9f3a08ef2de99714d679aecf6b1ecb4e11869424 (patch) | |
tree | 0d876016ae1dd067b1815dd79715cc7edc752f1e /spec/build/bsps/arm/xilinx-zynq | |
parent | bsps/arm: Invalidate TLB in start.S (diff) | |
download | rtems-9f3a08ef2de99714d679aecf6b1ecb4e11869424.tar.bz2 |
bsps: Use header file for GIC architecture support
This avoids a function call overhead in the interrupt dispatching.
Update #4202.
Diffstat (limited to '')
-rw-r--r-- | spec/build/bsps/arm/xilinx-zynq/obj.yml | 1 | ||||
-rw-r--r-- | spec/build/bsps/arm/xilinx-zynqmp/bspxilinxzynqmp.yml | 1 |
2 files changed, 0 insertions, 2 deletions
diff --git a/spec/build/bsps/arm/xilinx-zynq/obj.yml b/spec/build/bsps/arm/xilinx-zynq/obj.yml index c2dde615b8..6602b20a03 100644 --- a/spec/build/bsps/arm/xilinx-zynq/obj.yml +++ b/spec/build/bsps/arm/xilinx-zynq/obj.yml @@ -25,7 +25,6 @@ source: - bsps/arm/shared/cp15/arm-cp15-set-exception-handler.c - bsps/arm/shared/cp15/arm-cp15-set-ttb-entries.c - bsps/shared/dev/irq/arm-gicv2.c -- bsps/arm/shared/irq/irq-arm-gicvx-aarch32.c - bsps/arm/shared/start/bsp-start-memcpy.S - bsps/arm/xilinx-zynq/console/console-config.c - bsps/arm/xilinx-zynq/console/console-init.c diff --git a/spec/build/bsps/arm/xilinx-zynqmp/bspxilinxzynqmp.yml b/spec/build/bsps/arm/xilinx-zynqmp/bspxilinxzynqmp.yml index b8cc1c043c..51d3268e99 100644 --- a/spec/build/bsps/arm/xilinx-zynqmp/bspxilinxzynqmp.yml +++ b/spec/build/bsps/arm/xilinx-zynqmp/bspxilinxzynqmp.yml @@ -82,7 +82,6 @@ source: - bsps/arm/shared/cp15/arm-cp15-set-exception-handler.c - bsps/arm/shared/cp15/arm-cp15-set-ttb-entries.c - bsps/shared/dev/irq/arm-gicv2.c -- bsps/arm/shared/irq/irq-arm-gicvx-aarch32.c - bsps/arm/shared/start/bsp-start-memcpy.S - bsps/arm/xilinx-zynqmp/console/console-config.c - bsps/arm/xilinx-zynqmp/start/bspreset.c |