diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2006-09-25 13:36:58 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2006-09-25 13:36:58 +0000 |
commit | 9c191eea63fd6c5511c01186297722e594220032 (patch) | |
tree | d5ad903d3005a0c24511851d829e0a00b2c1c53c /cpukit/score/src/corespinlockwait.c | |
parent | 2006-09-14 Joel Sherrill <joel@OARcorp.com> (diff) | |
download | rtems-9c191eea63fd6c5511c01186297722e594220032.tar.bz2 |
* score/Makefile.am, score/preinstall.am,
score/include/rtems/score/coresem.h,
score/include/rtems/score/object.h,
score/include/rtems/score/states.h,
score/inline/rtems/score/coresem.inl: Add SuperCore Barriers,
SpinLocks and a partial implementation of RWLocks.
* score/include/rtems/score/corebarrier.h,
score/include/rtems/score/corerwlock.h,
score/include/rtems/score/corespinlock.h,
score/inline/rtems/score/corebarrier.inl,
score/inline/rtems/score/corerwlock.inl,
score/inline/rtems/score/corespinlock.inl,
score/macros/rtems/score/corebarrier.inl,
score/macros/rtems/score/corerwlock.inl,
score/macros/rtems/score/corespinlock.inl, score/src/corebarrier.c,
score/src/corebarrierrelease.c, score/src/corebarrierwait.c,
score/src/corerwlock.c, score/src/corerwlockobtainread.c,
score/src/corerwlockobtainwrite.c, score/src/corerwlockrelease.c,
score/src/corespinlock.c, score/src/corespinlockrelease.c,
score/src/corespinlockwait.c: New files.
Diffstat (limited to 'cpukit/score/src/corespinlockwait.c')
-rw-r--r-- | cpukit/score/src/corespinlockwait.c | 110 |
1 files changed, 110 insertions, 0 deletions
diff --git a/cpukit/score/src/corespinlockwait.c b/cpukit/score/src/corespinlockwait.c new file mode 100644 index 0000000000..96c173855b --- /dev/null +++ b/cpukit/score/src/corespinlockwait.c @@ -0,0 +1,110 @@ +/* + * SuperCore Spinlock Handler -- Wait for Spinlock + * + * COPYRIGHT (c) 1989-2006. + * On-Line Applications Research Corporation (OAR). + * + * The license and distribution terms for this file may be + * found in the file LICENSE in this distribution or at + * http://www.rtems.com/license/LICENSE. + * + * $Id$ + */ + +#if HAVE_CONFIG_H +#include "config.h" +#endif + +#include <rtems/system.h> +#include <rtems/score/corespinlock.h> +#include <rtems/score/states.h> +#include <rtems/score/thread.h> +#include <rtems/score/watchdog.h> + +/*PAGE + * + * _CORE_spinlock_Wait + * + * This function waits for the spinlock to become available. Optionally, + * a limit may be placed on the duration of the spin. + * + * Input parameters: + * the_spinlock - the spinlock control block to initialize + * wait - true if willing to wait + * timeout - the maximum number of ticks to spin (0 is forever) + * + * Output parameters: NONE + */ + +CORE_spinlock_Status _CORE_spinlock_Wait( + CORE_spinlock_Control *the_spinlock, + boolean wait, + Watchdog_Interval timeout +) +{ + ISR_Level level; + Watchdog_Interval limit = _Watchdog_Ticks_since_boot + timeout; + + _ISR_Disable( level ); + if ( (the_spinlock->lock == CORE_SPINLOCK_LOCKED) && + (the_spinlock->holder == _Thread_Executing->Object.id) ) { + _ISR_Enable( level ); + return CORE_SPINLOCK_HOLDER_RELOCKING; + } + the_spinlock->users += 1; + for ( ;; ) { + if ( the_spinlock->lock == CORE_SPINLOCK_UNLOCKED ) { + the_spinlock->lock = CORE_SPINLOCK_LOCKED; + the_spinlock->holder = _Thread_Executing->Object.id; + _ISR_Enable( level ); + return CORE_SPINLOCK_SUCCESSFUL; + } + + /* + * Spinlock is unavailable. If not willing to wait, return. + */ + if ( !wait ) { + the_spinlock->users -= 1; + _ISR_Enable( level ); + return CORE_SPINLOCK_UNAVAILABLE; + } + + /* + * They are willing to wait but there could be a timeout. + */ + if ( timeout && (limit >= _Watchdog_Ticks_since_boot)) { + the_spinlock->users -= 1; + _ISR_Enable( level ); + return CORE_SPINLOCK_TIMEOUT; + } + + /* + * The thread is willing to spin so let's set things up so + * another thread has a chance of running. This spinlock has + * to be released by either another thread or an ISR. Since + * POSIX does not say anything about ISRs, that implies that + * another thread must be able to run while spinning. We are + * not blocking so that implies we are at least preemptible + * and possibly time-sliced. + * + * So first, we will enable interrpts to allow for them to happen. + * Then we will "flash" the thread dispatching critical section + * so other threads have a chance to run. + * + * A spinlock cannot be deleted while it is being used so we are + * safe from deletion. + */ + + _ISR_Enable( level ); + /* An ISR could occur here */ + + _Thread_Enable_dispatch(); + /* Another thread could get dispatched here */ + + /* Reenter the critical sections so we can attempt the lock again. */ + _Thread_Disable_dispatch(); + + _ISR_Disable( level ); + } + +} |