diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2001-11-08 23:32:59 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2001-11-08 23:32:59 +0000 |
commit | 95e0ca9337eb7a5e30abd44235d6c0a077c7892f (patch) | |
tree | 271981c061529e2d7f6bc1159e3f1fa402c5918c /cpukit/score/cpu/powerpc/rtems/score/ppc.h | |
parent | 2001-11-08 Dennis Ehlin (ECS) <Dennis.Ehlin@ecs.ericsson.se> (diff) | |
download | rtems-95e0ca9337eb7a5e30abd44235d6c0a077c7892f.tar.bz2 |
2001-11-08 Dennis Ehlin (ECS) <Dennis.Ehlin@ecs.ericsson.se>
This modification is part of the submitted modifications necessary to
support the IBM PPC405 family. This submission was reviewed by
Thomas Doerfler <Thomas.Doerfler@imd-systems.de> who ensured it did
not negatively impact the ppc403 BSPs. The submission and tracking
process was captured as PR50.
* shared/asm.h, shared/ppc.h: Added PPC405 support.
Diffstat (limited to 'cpukit/score/cpu/powerpc/rtems/score/ppc.h')
-rw-r--r-- | cpukit/score/cpu/powerpc/rtems/score/ppc.h | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/cpukit/score/cpu/powerpc/rtems/score/ppc.h b/cpukit/score/cpu/powerpc/rtems/score/ppc.h index 7708d7c21c..dcfb8b968a 100644 --- a/cpukit/score/cpu/powerpc/rtems/score/ppc.h +++ b/cpukit/score/cpu/powerpc/rtems/score/ppc.h @@ -124,7 +124,7 @@ extern "C" { #define PPC_LOW_POWER_MODE PPC_LOW_POWER_MODE_STANDARD #define PPC_HAS_DOUBLE 0 -#elif defined(ppc403) +#elif defined(ppc403) || defined(ppc405) /* * IBM 403 * @@ -133,7 +133,11 @@ extern "C" { * Does not have user mode. */ +#if defined(ppc403) #define CPU_MODEL_NAME "PowerPC 403" +#elif defined (ppc405) +#define CPU_MODEL_NAME "PowerPC 405" +#endif #define PPC_ALIGNMENT 4 #define PPC_CACHE_ALIGNMENT 16 #define PPC_HAS_RFCI 1 @@ -504,7 +508,7 @@ extern "C" { #define PPC_IRQ_FIRST PPC_IRQ_SYSTEM_RESET -#if defined(ppc403) +#if defined(ppc403) || defined(ppc405) #define PPC_IRQ_CRIT PPC_IRQ_SYSTEM_RESET /*0x00100- Critical int. pin */ #define PPC_IRQ_PIT (PPC_STD_IRQ_LAST+1) /*0x01000- Pgm interval timer*/ |