summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/i386/cpu.c
diff options
context:
space:
mode:
authorRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:14:20 +0000
committerRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:14:20 +0000
commitc05f6238b9756bf28d59c11da0ef53d1f4d6d503 (patch)
treedff80695767b7a297280041750f2cbb4bf4d3fea /cpukit/score/cpu/i386/cpu.c
parent2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org> (diff)
downloadrtems-c05f6238b9756bf28d59c11da0ef53d1f4d6d503.tar.bz2
2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org>
* cpu.c, sse_test.c, rtems/score/cpu.h, rtems/score/i386.h, rtems/score/interrupts.h: Use "__asm__" instead of "asm" for improved c99-compliance.
Diffstat (limited to '')
-rw-r--r--cpukit/score/cpu/i386/cpu.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/cpukit/score/cpu/i386/cpu.c b/cpukit/score/cpu/i386/cpu.c
index 0573c85256..56971b63d5 100644
--- a/cpukit/score/cpu/i386/cpu.c
+++ b/cpukit/score/cpu/i386/cpu.c
@@ -35,7 +35,7 @@
void _CPU_Initialize(void)
{
#if CPU_HARDWARE_FP
- register uint16_t fp_status asm ("ax");
+ register uint16_t fp_status __asm__ ("ax");
register Context_Control_fp *fp_context;
#endif
@@ -53,8 +53,8 @@ void _CPU_Initialize(void)
#if CPU_HARDWARE_FP
fp_status = 0xa5a5;
- asm volatile( "fninit" );
- asm volatile( "fnstsw %0" : "=a" (fp_status) : "0" (fp_status) );
+ __asm__ volatile( "fninit" );
+ __asm__ volatile( "fnstsw %0" : "=a" (fp_status) : "0" (fp_status) );
if ( fp_status == 0 ) {
@@ -63,7 +63,7 @@ void _CPU_Initialize(void)
#ifdef __SSE__
asm volatile( "fstcw %0":"=m"(fp_context->fpucw) );
#else
- asm volatile( "fsave (%0)" : "=r" (fp_context)
+ __asm__ volatile( "fsave (%0)" : "=r" (fp_context)
: "0" (fp_context)
);
#endif
@@ -72,7 +72,7 @@ void _CPU_Initialize(void)
#ifdef __SSE__
- asm volatile("stmxcsr %0":"=m"(fp_context->mxcsr));
+ __asm__ volatile("stmxcsr %0":"=m"(fp_context->mxcsr));
/* The BSP must enable the SSE extensions (early).
* If any SSE instruction was already attempted
@@ -111,7 +111,7 @@ uint32_t _CPU_ISR_Get_level( void )
void *_CPU_Thread_Idle_body( uintptr_t ignored )
{
while(1){
- asm volatile ("hlt");
+ __asm__ volatile ("hlt");
}
return NULL;
}