summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/h8300/rtems/score
diff options
context:
space:
mode:
authorRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:13:08 +0000
committerRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:13:08 +0000
commit01850cde141bac3b4b4e6337d0515b84f8fb2636 (patch)
treeb32d420e3d38d07f00b6830789bc7c478df0977f /cpukit/score/cpu/h8300/rtems/score
parent2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org> (diff)
downloadrtems-01850cde141bac3b4b4e6337d0515b84f8fb2636.tar.bz2
2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org>
* cpu.c, rtems/asm.h, rtems/score/cpu.h: Use "__asm__" instead of "asm" for improved c99-compliance.
Diffstat (limited to 'cpukit/score/cpu/h8300/rtems/score')
-rw-r--r--cpukit/score/cpu/h8300/rtems/score/cpu.h16
1 files changed, 8 insertions, 8 deletions
diff --git a/cpukit/score/cpu/h8300/rtems/score/cpu.h b/cpukit/score/cpu/h8300/rtems/score/cpu.h
index 1a5a66afa6..cf8a880f32 100644
--- a/cpukit/score/cpu/h8300/rtems/score/cpu.h
+++ b/cpukit/score/cpu/h8300/rtems/score/cpu.h
@@ -583,7 +583,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Disable( _isr_cookie ) \
do { \
- asm volatile( "stc.w ccr, @-er7 ;\n orc #0xC0,ccr ;\n mov.w @er7+,%0" : : "r" (_isr_cookie) ); \
+ __asm__ volatile( "stc.w ccr, @-er7 ;\n orc #0xC0,ccr ;\n mov.w @er7+,%0" : : "r" (_isr_cookie) ); \
} while (0)
@@ -596,7 +596,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Enable( _isr_cookie ) \
do { \
- asm volatile( "mov.w %0,@-er7 ;\n ldc.w @er7+, ccr" : : "r" (_isr_cookie) ); \
+ __asm__ volatile( "mov.w %0,@-er7 ;\n ldc.w @er7+, ccr" : : "r" (_isr_cookie) ); \
} while (0)
@@ -610,7 +610,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Flash( _isr_cookie ) \
do { \
- asm volatile( "mov.w %0,@-er7 ;\n ldc.w @er7+, ccr ;\n orc #0xC0,ccr" : : "r" (_isr_cookie) ); \
+ __asm__ volatile( "mov.w %0,@-er7 ;\n ldc.w @er7+, ccr ;\n orc #0xC0,ccr" : : "r" (_isr_cookie) ); \
} while (0)
/* end of ISR handler macros */
@@ -630,7 +630,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Disable( _isr_cookie ) \
do { \
unsigned char __ccr; \
- asm volatile( "stc ccr, %0 ; orc #0x80,ccr " \
+ __asm__ volatile( "stc ccr, %0 ; orc #0x80,ccr " \
: "=m" (__ccr) /* : "0" (__ccr) */ ); \
(_isr_cookie) = __ccr; \
} while (0)
@@ -653,7 +653,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Enable( _isr_cookie ) \
do { \
unsigned char __ccr = (unsigned char) (_isr_cookie); \
- asm volatile( "ldc %0, ccr" : : "m" (__ccr) ); \
+ __asm__ volatile( "ldc %0, ccr" : : "m" (__ccr) ); \
} while (0)
#else
#define _CPU_ISR_Enable( _isr_cookie )
@@ -674,7 +674,7 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Flash( _isr_cookie ) \
do { \
unsigned char __ccr = (unsigned char) (_isr_cookie); \
- asm volatile( "ldc %0, ccr ; orc #0x80,ccr " : : "m" (__ccr) ); \
+ __asm__ volatile( "ldc %0, ccr ; orc #0x80,ccr " : : "m" (__ccr) ); \
} while (0)
#else
#define _CPU_ISR_Flash( _isr_cookie )
@@ -700,8 +700,8 @@ SCORE_EXTERN Context_Control_fp _CPU_Null_fp_context;
#define _CPU_ISR_Set_level( _new_level ) \
{ \
- if ( _new_level ) asm volatile ( "orc #0x80,ccr\n" ); \
- else asm volatile ( "andc #0x7f,ccr\n" ); \
+ if ( _new_level ) __asm__ volatile ( "orc #0x80,ccr\n" ); \
+ else __asm__ volatile ( "andc #0x7f,ccr\n" ); \
}
#ifndef ASM