diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2006-10-23 17:17:50 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2006-10-23 17:17:50 +0000 |
commit | d9a6ab3fed9e77a6343ee56571e4d9d767c8e979 (patch) | |
tree | 5cbb0283798520905ed50d799d1f19de959e7a55 /cpukit/score/cpu/bfin/irq.c | |
parent | 2006-10-22 Ralf Corsépius <ralf.corsepius@rtems.org> (diff) | |
download | rtems-d9a6ab3fed9e77a6343ee56571e4d9d767c8e979.tar.bz2 |
2006-10-23 Joel Sherrill <joel@OARcorp.com>
* .cvsignore, ChangeLog, Makefile.am, cpu.c, cpu_asm.S, irq.c,
preinstall.am, rtems/asm.h, rtems/score/bfin.h, rtems/score/cpu.h,
rtems/score/cpu_asm.h, rtems/score/types.h: New files.
Diffstat (limited to '')
-rw-r--r-- | cpukit/score/cpu/bfin/irq.c | 106 |
1 files changed, 106 insertions, 0 deletions
diff --git a/cpukit/score/cpu/bfin/irq.c b/cpukit/score/cpu/bfin/irq.c new file mode 100644 index 0000000000..1b0a355c80 --- /dev/null +++ b/cpukit/score/cpu/bfin/irq.c @@ -0,0 +1,106 @@ +/* Blackfin CPU Dependent Source + * + * Copyright (c) 2006 by Atos Automacao Industrial Ltda. + * written by Alain Schaefer <alain.schaefer@easc.ch> + * and Antonio Giovanini <antonio@atos.com.br> + * + * The license and distribution terms for this file may be + * found in the file LICENSE in this distribution or at + * http://www.rtems.com/license/LICENSE. + * + * $Id$ + */ + + +#include <rtems/system.h> +#include <rtems/score/cpu.h> +#include <rtems/score/isr.h> +#include <rtems/score/thread.h> + +/* + * This routine provides the RTEMS interrupt management. + */ + +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + unsigned long *_old_stack_ptr; +#endif + +register unsigned long *stack_ptr asm("SP"); + +void ISR_Handler2(uint32_t vector, void *isr_sp) +{ + register uint32_t level; + + _CPU_ISR_Disable( level ); + + _Thread_Dispatch_disable_level++; + +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + if ( _ISR_Nest_level == 0 ) { + /* Install irq stack */ + _old_stack_ptr = stack_ptr; + stack_ptr = _CPU_Interrupt_stack_high; + } +#endif + + _ISR_Nest_level++; + + /* leave it to the ISR to decide if they get reenabled */ + _CPU_ISR_Enable( level ); + + /* call isp */ + if ( _ISR_Vector_table[ vector] ) + (*_ISR_Vector_table[ vector ])( + vector, isr_sp - sizeof(CPU_Interrupt_frame) + 1 ); + + _CPU_ISR_Disable( level ); + + _ISR_Nest_level--; + +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + if ( _ISR_Nest_level == 0 ) /* restore old stack pointer */ + stack_ptr = _old_stack_ptr; +#endif + + _Thread_Dispatch_disable_level--; + + _CPU_ISR_Enable( level ); + + if ( _ISR_Nest_level ) + return; + + if ( _Thread_Dispatch_disable_level ) { + _ISR_Signals_to_thread_executing = FALSE; + return; + } + + if ( _Context_Switch_necessary || _ISR_Signals_to_thread_executing ) { + _ISR_Signals_to_thread_executing = FALSE; + _ISR_Thread_Dispatch(); + /*_Thread_Running->Registers.register_rets = current_thread_pc;*/ + } +} + +uint32_t SIC_IAR_Value ( uint8_t Vector ) +{ + switch ( Vector ){ + case 7: + return 0x00000000; + case 8: + return 0x11111111; + case 9: + return 0x22222222; + case 10: + return 0x33333333; + case 11: + return 0x44444444; + case 12: + return 0x55555555; + case 13: + return 0x66666666; + case 14: + return 0x77777777; + case 15: + return 0x88888888; + } +}
\ No newline at end of file |