summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/arm/ChangeLog
diff options
context:
space:
mode:
authorThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2009-12-15 15:14:12 +0000
committerThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2009-12-15 15:14:12 +0000
commit9db18ddc06bfe8661b48f1213b092fcbd2c97401 (patch)
tree69462eb0f68ba68cddf6d089107fc9d7a0143803 /cpukit/score/cpu/arm/ChangeLog
parent2009-12-14 Joel Sherrill <joel.sherrill@oarcorp.com> (diff)
downloadrtems-9db18ddc06bfe8661b48f1213b092fcbd2c97401.tar.bz2
add support for ARM11, reimplement nested interrupts
Diffstat (limited to 'cpukit/score/cpu/arm/ChangeLog')
-rw-r--r--cpukit/score/cpu/arm/ChangeLog8
1 files changed, 8 insertions, 0 deletions
diff --git a/cpukit/score/cpu/arm/ChangeLog b/cpukit/score/cpu/arm/ChangeLog
index d6fcc1980c..4c81e5cb1a 100644
--- a/cpukit/score/cpu/arm/ChangeLog
+++ b/cpukit/score/cpu/arm/ChangeLog
@@ -1,3 +1,11 @@
+2009-12-15 Sebastian Huber <sebastian.huber@embedded-brains.de>
+
+ * rtems/score/arm.h: Recognize ARMv5TEJ.
+ * arm_exc_interrupt.S: The previous implementation was broken. In
+ case of a nested interrupt the link register of the INT mode was not
+ properly restored. This lead to a major rewrite. Interrupt
+ processing is now done in SVC mode.
+
2009-10-01 Joel Sherrill <joel.sherrill@oarcorp.com>
* rtems/score/arm.h: Recognize ARMv7A.