summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu
diff options
context:
space:
mode:
authorThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2008-07-17 11:29:32 +0000
committerThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2008-07-17 11:29:32 +0000
commitecb869f7389ce44d012adbfa4b62ae4ac3002edf (patch)
treea3f7cfefd37a1a9cd3f7f22098f2120498e09948 /c/src/lib/libcpu
parent2008-07-17 Ralf Corsépius <ralf.corsepius@rtems.org> (diff)
downloadrtems-ecb869f7389ce44d012adbfa4b62ae4ac3002edf.tar.bz2
Fixed typo in access macros for device control registers (DCR)
Diffstat (limited to 'c/src/lib/libcpu')
-rw-r--r--c/src/lib/libcpu/powerpc/ChangeLog5
-rw-r--r--c/src/lib/libcpu/powerpc/shared/include/powerpc-utility.h4
2 files changed, 7 insertions, 2 deletions
diff --git a/c/src/lib/libcpu/powerpc/ChangeLog b/c/src/lib/libcpu/powerpc/ChangeLog
index 37a7f75710..7ebf972f68 100644
--- a/c/src/lib/libcpu/powerpc/ChangeLog
+++ b/c/src/lib/libcpu/powerpc/ChangeLog
@@ -1,3 +1,8 @@
+2008-07-17 Thomas Doerfler <thomas.doerfler@embedded-brains.de>
+
+ * shared/include/powerpc-utility.h:
+ Fixed typo in access macros for device control registers (DCR)
+
2008-07-16 Till Straumann <strauman@slac.stanford.edu>
* new-exceptions/bspsupport/vectors_init.c: added
diff --git a/c/src/lib/libcpu/powerpc/shared/include/powerpc-utility.h b/c/src/lib/libcpu/powerpc/shared/include/powerpc-utility.h
index 23f00ff4a5..f138884086 100644
--- a/c/src/lib/libcpu/powerpc/shared/include/powerpc-utility.h
+++ b/c/src/lib/libcpu/powerpc/shared/include/powerpc-utility.h
@@ -268,12 +268,12 @@ static inline void ppc_set_decrementer_register( uint32_t dec)
* PPC4xx have Device Control Registers...
*/
#define PPC_DEVICE_CONTROL_REGISTER(dcr) \
- ({uint32_t val;asm volatile ("mfspr %0," PPC_STRINGOF(dcr) \
+ ({uint32_t val;asm volatile ("mfdcr %0," PPC_STRINGOF(dcr) \
: "=r" (val)); val;})
#define PPC_SET_DEVICE_CONTROL_REGISTER(dcr,val) \
do { \
- asm volatile ("mtspr " PPC_STRINGOF(dcr)",%0" \
+ asm volatile ("mtdcr " PPC_STRINGOF(dcr)",%0" \
:: "r" (val)); \
} while (0)