diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2007-07-31 20:23:52 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2007-07-31 20:23:52 +0000 |
commit | 8661209e6e8fac8e02c0b99c103b36efeec7336e (patch) | |
tree | 9b9c126bcf886e4adddc506940df696b334dde37 /c/src/lib/libcpu/sparc/configure.ac | |
parent | 2007-07-31 Ralf Corsépius <ralf.corsepius@rtems.org> (diff) | |
download | rtems-8661209e6e8fac8e02c0b99c103b36efeec7336e.tar.bz2 |
2007-07-31 Joel Sherrill <joel.sherrill@OARcorp.com>
PR 1249/build
* configure.ac: Jerry Needell <jerry.needell@unh.edu> reported that the
leon3 was left out of the cache enable logic. Thus the cache
management support code was empty on LEON3 CPUs.
Diffstat (limited to '')
-rw-r--r-- | c/src/lib/libcpu/sparc/configure.ac | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/c/src/lib/libcpu/sparc/configure.ac b/c/src/lib/libcpu/sparc/configure.ac index 2a341dbcce..d59cb0c079 100644 --- a/c/src/lib/libcpu/sparc/configure.ac +++ b/c/src/lib/libcpu/sparc/configure.ac @@ -22,7 +22,7 @@ RTEMS_CANONICALIZE_TOOLS RTEMS_PROG_CCAS AM_CONDITIONAL(has_instruction_cache, test "$RTEMS_CPU_MODEL" = "leon1" \ -|| test "$RTEMS_CPU_MODEL" = "leon2" ) +|| test "$RTEMS_CPU_MODEL" = "leon2" || test "$RTEMS_CPU_MODEL" = "leon3" ) RTEMS_AMPOLISH3 |