summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp
diff options
context:
space:
mode:
authorJoel Sherrill <joel.sherrill@OARcorp.com>2008-09-18 17:40:14 +0000
committerJoel Sherrill <joel.sherrill@OARcorp.com>2008-09-18 17:40:14 +0000
commit89fc9341b77c628420135fd139fc95a500efba1d (patch)
tree7ab8e421da0fd721af2e3a0414bb18bcff5509e8 /c/src/lib/libbsp
parent2008-09-18 Joel Sherrill <joel.sherrill@oarcorp.com> (diff)
downloadrtems-89fc9341b77c628420135fd139fc95a500efba1d.tar.bz2
2008-09-18 Joel Sherrill <joel.sherrill@oarcorp.com>
* include/bsp.h, include/tm27.h: Remove unnecessary boilerplate comments.
Diffstat (limited to 'c/src/lib/libbsp')
-rw-r--r--c/src/lib/libbsp/mips/csb350/ChangeLog5
-rw-r--r--c/src/lib/libbsp/mips/csb350/include/bsp.h46
-rw-r--r--c/src/lib/libbsp/mips/csb350/include/tm27.h23
3 files changed, 23 insertions, 51 deletions
diff --git a/c/src/lib/libbsp/mips/csb350/ChangeLog b/c/src/lib/libbsp/mips/csb350/ChangeLog
index 0e70b3eeee..c77546cc54 100644
--- a/c/src/lib/libbsp/mips/csb350/ChangeLog
+++ b/c/src/lib/libbsp/mips/csb350/ChangeLog
@@ -1,3 +1,8 @@
+2008-09-18 Joel Sherrill <joel.sherrill@oarcorp.com>
+
+ * include/bsp.h, include/tm27.h: Remove unnecessary boilerplate
+ comments.
+
2008-09-16 Joel Sherrill <joel.sherrill@oarcorp.com>
* Makefile.am, startup/linkcmds: Use top level shared
diff --git a/c/src/lib/libbsp/mips/csb350/include/bsp.h b/c/src/lib/libbsp/mips/csb350/include/bsp.h
index 185b0670e1..ba4771810a 100644
--- a/c/src/lib/libbsp/mips/csb350/include/bsp.h
+++ b/c/src/lib/libbsp/mips/csb350/include/bsp.h
@@ -28,52 +28,6 @@ extern "C" {
#include <rtems/clockdrv.h>
#include <libcpu/au1x00.h>
-/*
- * Define the interrupt mechanism for Time Test 27
- */
-int assert_sw_irw(uint32_t irqnum);
-int negate_sw_irw(uint32_t irqnum);
-
-#define MUST_WAIT_FOR_INTERRUPT 0
-
-#define Install_tm27_vector( handler ) \
- (void) set_vector(handler, AU1X00_IRQ_SW0, 1);
-
-#define Cause_tm27_intr() \
- do { \
- assert_sw_irq(0); \
- } while(0)
-
-#define Clear_tm27_intr() \
- do { \
- negate_sw_irq(0); \
- } while(0)
-
-#if 0
-#define Lower_tm27_intr() \
- mips_enable_in_interrupt_mask( 0xff01 );
-#else
-#define Lower_tm27_intr() \
- do { \
- continue;\
- } while(0)
-#endif
-
-/* Constants */
-
-/* miscellaneous stuff assumed to exist */
-
-/*
- * Device Driver Table Entries
- */
-
-/*
- * NOTE: Use the standard Console driver entry
- */
-
-/*
- * NOTE: Use the standard Clock driver entry
- */
/*
* Network driver configuration
diff --git a/c/src/lib/libbsp/mips/csb350/include/tm27.h b/c/src/lib/libbsp/mips/csb350/include/tm27.h
index 21b9e110b9..206ba67de0 100644
--- a/c/src/lib/libbsp/mips/csb350/include/tm27.h
+++ b/c/src/lib/libbsp/mips/csb350/include/tm27.h
@@ -19,20 +19,33 @@
* Define the interrupt mechanism for Time Test 27
*/
-#define MUST_WAIT_FOR_INTERRUPT 1
+int assert_sw_irw(uint32_t irqnum);
+int negate_sw_irw(uint32_t irqnum);
-#define Install_tm27_vector( handler )
+#define MUST_WAIT_FOR_INTERRUPT 0
+
+#define Install_tm27_vector( handler ) \
+ (void) set_vector(handler, AU1X00_IRQ_SW0, 1);
#define Cause_tm27_intr() \
do { \
- ; \
+ assert_sw_irq(0); \
} while(0)
#define Clear_tm27_intr() \
do { \
- ; \
+ negate_sw_irq(0); \
} while(0)
-#define Lower_tm27_intr()
+#if 0
+#define Lower_tm27_intr() \
+ mips_enable_in_interrupt_mask( 0xff01 );
+#else
+#define Lower_tm27_intr() \
+ do { \
+ continue;\
+ } while(0)
+#endif
+#endif
#endif