summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/powerpc/ss555/include/tm27.h
diff options
context:
space:
mode:
authorRalf Corsepius <ralf.corsepius@rtems.org>2004-04-23 02:36:08 +0000
committerRalf Corsepius <ralf.corsepius@rtems.org>2004-04-23 02:36:08 +0000
commit62f529f43c622e4a329439b3c1f954f6cd856a61 (patch)
treebef06a40d717ba84c612c93d55270664443ab404 /c/src/lib/libbsp/powerpc/ss555/include/tm27.h
parent2004-04-22 Ralf Corsepius <ralf_corsepius@rtems.org> (diff)
downloadrtems-62f529f43c622e4a329439b3c1f954f6cd856a61.tar.bz2
2004-04-22 Ralf Corsepius <ralf_corsepius@rtems.org>
* include/bsp.h: Split out tmtest27 support. * include/tm27.h: New.
Diffstat (limited to '')
-rw-r--r--c/src/lib/libbsp/powerpc/ss555/include/tm27.h54
1 files changed, 54 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/powerpc/ss555/include/tm27.h b/c/src/lib/libbsp/powerpc/ss555/include/tm27.h
new file mode 100644
index 0000000000..b1e133ed2e
--- /dev/null
+++ b/c/src/lib/libbsp/powerpc/ss555/include/tm27.h
@@ -0,0 +1,54 @@
+/*
+ * tm27.h
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rtems.com/license/LICENSE.
+ *
+ * $Id$
+ */
+
+#ifndef _TMTEST27
+#error "This is an RTEMS internal file you must not include directly."
+#endif
+
+#ifndef __tm27_h
+#define __tm27_h
+
+/*
+ * Stuff for Time Test 27
+ *
+ * The following require that IRQ7 be jumpered to ground. On the SS555,
+ * this can be done by shorting together CN5 pin 48 and CN5 pin 50.
+ */
+
+#define MUST_WAIT_FOR_INTERRUPT 1
+
+#define Install_tm27_vector( handler ) \
+{ \
+ extern rtems_irq_connect_data tm27IrqData; \
+ usiu.siel |= (1 << 17); \
+ usiu.sipend |= (1 << 17); \
+ \
+ tm27IrqData.hdl = (rtems_irq_hdl)handler; \
+ BSP_install_rtems_irq_handler (&tm27IrqData); \
+}
+
+#define Cause_tm27_intr() \
+{ \
+ usiu.siel &= ~(1 << 17); \
+}
+
+#define Clear_tm27_intr() \
+{ \
+ usiu.siel |= (1 << 17); \
+ usiu.sipend |= (1 << 17); \
+}
+
+#define Lower_tm27_intr() \
+{ \
+ ppc_cached_irq_mask |= (1 << 17); \
+ usiu.simask = ppc_cached_irq_mask; \
+}
+
+#endif