diff options
| author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2005-09-12 13:32:58 +0000 |
|---|---|---|
| committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2005-09-12 13:32:58 +0000 |
| commit | 848e900c5c47fc0dbc24d2e093e3a6a3fa76202c (patch) | |
| tree | b2b04382402f61e38f80be1fa156de6f010c79de /c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c | |
| parent | 2005-09-12 Thomas Doerfler <Thomas.Doerfler@imd-systems.de> (diff) | |
| download | rtems-848e900c5c47fc0dbc24d2e093e3a6a3fa76202c.tar.bz2 | |
2005-09-12 Thomas Doerfler <Thomas.Doerfler@imd-systems.de>
PR 822/bsps
* console/console.c, startup/bspstart.c, startup/imbx8xx.c,
startup/mmutlbtab.c, startup/start.S, vectors/vectors_init.c:
Currently the MBX8xx BSP does not boot, because some logical errors
are in the startup code. Additionally, the mpc8xx shared clock driver
does not support the clocking scheme of some of the board variants,
which are clocked from a 32768Hz (!) external crystal.
Diffstat (limited to 'c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c')
| -rw-r--r-- | c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c b/c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c index 19d8c59b77..81cf3c94f5 100644 --- a/c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c +++ b/c/src/lib/libbsp/powerpc/mbx8xx/startup/imbx8xx.c @@ -271,6 +271,7 @@ void _InitMBX8xx (void) m8xx.sccrk = M8xx_UNLOCK_KEY; /* unlock SCCR */ m8xx.sccr = 0x02800000; /* for MBX860/MBX821 */ +#if 0 /* IMD hack: do not init PLL after EPPCbug load */ /* Initialize the PLL, Low-Power, and Reset Control Register (PLPRCR) */ /* - set the clock speed and set normal power mode */ m8xx.plprck = M8xx_UNLOCK_KEY; /* unlock PLPRCR */ @@ -301,6 +302,7 @@ void _InitMBX8xx (void) #else #error "MBX board not defined" #endif +#endif /* Unlock the timebase and decrementer registers. */ m8xx.tbk = M8xx_UNLOCK_KEY; /* @@ -316,6 +318,7 @@ void _InitMBX8xx (void) _mtspr( M8xx_TBU_WR, r1 ); _mtspr( M8xx_TBL_WR, r1 ); +#if 0 /* IMD hack: do not init UPMs after EPPCbug load */ /* * Memory Controller Initialization */ @@ -584,6 +587,7 @@ void _InitMBX8xx (void) #endif m8xx.memc[7]._br = M8xx_BR_BA(0xFC000000) | M8xx_BR_AT(0) | M8xx_BR_PS8 | M8xx_BR_MS_GPCM | M8xx_MEMC_BR_V; +#endif /* IMD hack */ /* * PCMCIA initialization */ |