diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2011-06-07 13:38:54 +0000 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2011-06-07 13:38:54 +0000 |
commit | b125b461d557b874d2383ad4d8e155ab9f5b9f6c (patch) | |
tree | 2c1daae86415e1d93fcffdb3a84a744dfb365c2b /c/src/lib/libbsp/powerpc/gen5200 | |
parent | 2011-06-07 Sebastian Huber <sebastian.huber@embedded-brains.de> (diff) | |
download | rtems-b125b461d557b874d2383ad4d8e155ab9f5b9f6c.tar.bz2 |
2011-06-07 Sebastian Huber <sebastian.huber@embedded-brains.de>
* configure.ac, startup/bspstart.c: Use standard cache BSP options.
Diffstat (limited to 'c/src/lib/libbsp/powerpc/gen5200')
-rw-r--r-- | c/src/lib/libbsp/powerpc/gen5200/ChangeLog | 4 | ||||
-rw-r--r-- | c/src/lib/libbsp/powerpc/gen5200/configure.ac | 14 | ||||
-rw-r--r-- | c/src/lib/libbsp/powerpc/gen5200/startup/bspstart.c | 4 |
3 files changed, 11 insertions, 11 deletions
diff --git a/c/src/lib/libbsp/powerpc/gen5200/ChangeLog b/c/src/lib/libbsp/powerpc/gen5200/ChangeLog index c7dea79cc2..df17d23378 100644 --- a/c/src/lib/libbsp/powerpc/gen5200/ChangeLog +++ b/c/src/lib/libbsp/powerpc/gen5200/ChangeLog @@ -1,3 +1,7 @@ +2011-06-07 Sebastian Huber <sebastian.huber@embedded-brains.de> + + * configure.ac, startup/bspstart.c: Use standard cache BSP options. + 2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org> * include/tm27.h: diff --git a/c/src/lib/libbsp/powerpc/gen5200/configure.ac b/c/src/lib/libbsp/powerpc/gen5200/configure.ac index 286c6d7850..a931aa5c7e 100644 --- a/c/src/lib/libbsp/powerpc/gen5200/configure.ac +++ b/c/src/lib/libbsp/powerpc/gen5200/configure.ac @@ -15,15 +15,11 @@ RTEMS_PROG_CC_FOR_TARGET RTEMS_CANONICALIZE_TOOLS RTEMS_PROG_CCAS -RTEMS_BSPOPTS_SET([DATA_CACHE_ENABLE],[*],[1]) -RTEMS_BSPOPTS_HELP([DATA_CACHE_ENABLE], -[If defined, the data cache will be enabled after address translation - is turned on.]) - -RTEMS_BSPOPTS_SET([INSTRUCTION_CACHE_ENABLE],[*],[1]) -RTEMS_BSPOPTS_HELP([INSTRUCTION_CACHE_ENABLE], -[If defined, the instruction cache will be enabled after address translation - is turned on.]) +RTEMS_BSPOPTS_SET_DATA_CACHE_ENABLED([*],[1]) +RTEMS_BSPOPTS_HELP_DATA_CACHE_ENABLED + +RTEMS_BSPOPTS_SET_INSTRUCTION_CACHE_ENABLED([*],[1]) +RTEMS_BSPOPTS_HELP_INSTRUCTION_CACHE_ENABLED RTEMS_BSPOPTS_SET([BENCHMARK_IRQ_PROCESSING],[*],[0]) RTEMS_BSPOPTS_HELP([BENCHMARK_IRQ_PROCESSING], diff --git a/c/src/lib/libbsp/powerpc/gen5200/startup/bspstart.c b/c/src/lib/libbsp/powerpc/gen5200/startup/bspstart.c index f90ac19514..81847882e7 100644 --- a/c/src/lib/libbsp/powerpc/gen5200/startup/bspstart.c +++ b/c/src/lib/libbsp/powerpc/gen5200/startup/bspstart.c @@ -149,10 +149,10 @@ void bsp_start(void) /* * Enable instruction and data caches. Do not force writethrough mode. */ - #if INSTRUCTION_CACHE_ENABLE + #if BSP_INSTRUCTION_CACHE_ENABLED rtems_cache_enable_instruction(); #endif - #if DATA_CACHE_ENABLE + #if BSP_DATA_CACHE_ENABLED rtems_cache_enable_data(); #endif |