diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 1999-08-05 18:02:15 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 1999-08-05 18:02:15 +0000 |
commit | a1c70a2a0c1b7421dac5e159b5ef2d997ae9ed4f (patch) | |
tree | 1a0ff65d6faa8737fefe49bf588364042d201b12 /c/src/lib/libbsp/i386/shared/irq/irq.c | |
parent | Patch from Eric Valette <valette@crf.canon.fr> to fix interrupt (diff) | |
download | rtems-a1c70a2a0c1b7421dac5e159b5ef2d997ae9ed4f.tar.bz2 |
Fixed typo on report from Tony R. Ambardar <tonya@ece.ubc.ca>.
Diffstat (limited to '')
-rw-r--r-- | c/src/lib/libbsp/i386/shared/irq/irq.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/c/src/lib/libbsp/i386/shared/irq/irq.c b/c/src/lib/libbsp/i386/shared/irq/irq.c index c618778be0..19de89ae66 100644 --- a/c/src/lib/libbsp/i386/shared/irq/irq.c +++ b/c/src/lib/libbsp/i386/shared/irq/irq.c @@ -53,7 +53,7 @@ static rtems_irq_connect_data* rtems_hdl_tbl; * while upper bits are interrupt on the slave PIC. * This cache is initialized in ldseg.s */ -rtems_i8259_masks i8259s_cache = 0xffbf; +rtems_i8259_masks i8259s_cache = 0xFFFB; /*-------------------------------------------------------------------------+ | Function: BSP_irq_disable_at_i8259s |