summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/xilinx-zynq/startup/bspstarthooks.c
diff options
context:
space:
mode:
authorPavel Pisa <pisa@cmp.felk.cvut.cz>2016-07-17 18:45:46 +0200
committerPavel Pisa <pisa@cmp.felk.cvut.cz>2016-10-02 10:40:34 +0200
commitd3a428cafa8b7c9426a7bafecc692eba388a2d67 (patch)
treeed8624c3249ce5d80070deb57fdad075a3574aa4 /c/src/lib/libbsp/arm/xilinx-zynq/startup/bspstarthooks.c
parentarm/bsps: CP15 and basic cache support entire cache clean for more architectu... (diff)
downloadrtems-d3a428cafa8b7c9426a7bafecc692eba388a2d67.tar.bz2
arm/raspberrypi: use cache manager operations to flush/invalidate all cache levels.
This fix strange behavior where some stale content has been stored in level 2 cache before RTEMS has been start from U-boot which has reappeared after MMU enable and shadow vector table at start of SDRAM. Updates #2782 Updates #2783
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions