summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2014-11-25 08:40:20 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2014-11-27 10:33:30 +0100
commitcbc433c7a25dbe19414f70edc64f9de1f630a117 (patch)
tree8d53c70658b82b052f0c5c81e7a025548a147aea /c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
parentrtems: Add rtems_cache_coherent_allocate() (diff)
downloadrtems-cbc433c7a25dbe19414f70edc64f9de1f630a117.tar.bz2
bsps/arm: Add .nocache section
This section can be use to provide a cache coherent memory area via rtems_cache_coherent_add_area().
Diffstat (limited to 'c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h')
-rw-r--r--c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h b/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
index 7d5fd0fdf1..c70ebf9570 100644
--- a/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
+++ b/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
@@ -80,6 +80,10 @@ typedef struct {
.begin = (uint32_t) bsp_section_stack_begin, \
.end = (uint32_t) bsp_section_stack_end, \
.flags = ARMV7_MMU_DATA_READ_WRITE_CACHED \
+ }, { \
+ .begin = (uint32_t) bsp_section_nocache_begin, \
+ .end = (uint32_t) bsp_section_nocache_end, \
+ .flags = ARMV7_MMU_DEVICE \
}
BSP_START_DATA_SECTION extern const arm_cp15_start_section_config