summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2015-10-28 10:18:05 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2015-10-28 13:04:19 +0100
commit53c99b8ad131160cff9d62f8da6efdc354f364bb (patch)
tree615219db7702b912921b006378523bb4bda13acc /c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
parentpowerpc: Add FSL cache defines (diff)
downloadrtems-53c99b8ad131160cff9d62f8da6efdc354f364bb.tar.bz2
bsps: Generalize .nocacheheap to .nocachenoload
Add ability to place data in a non-loadable cache-inhibited area.
Diffstat (limited to 'c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h')
-rw-r--r--c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h b/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
index 4677bf9078..01fdbb3463 100644
--- a/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
+++ b/c/src/lib/libbsp/arm/shared/include/arm-cp15-start.h
@@ -85,8 +85,8 @@ typedef struct {
.end = (uint32_t) bsp_section_nocache_end, \
.flags = ARMV7_MMU_DEVICE \
}, { \
- .begin = (uint32_t) bsp_section_nocacheheap_begin, \
- .end = (uint32_t) bsp_section_nocacheheap_end, \
+ .begin = (uint32_t) bsp_section_nocachenoload_begin, \
+ .end = (uint32_t) bsp_section_nocachenoload_end, \
.flags = ARMV7_MMU_DEVICE \
}