diff options
| author | Joel Sherrill <joel.sherrill@OARcorp.com> | 1998-11-19 20:23:34 +0000 |
|---|---|---|
| committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 1998-11-19 20:23:34 +0000 |
| commit | 8a9caa03d9f2011776e62056ebc879a0380fff63 (patch) | |
| tree | cd53d0bdc61f4758e963297b2f95d0e495b53d87 /c/src/exec/score | |
| parent | Patch from Ralf Corsepius <corsepiu@faw.uni-ulm.de>: (diff) | |
| download | rtems-8a9caa03d9f2011776e62056ebc879a0380fff63.tar.bz2 | |
Renamed exception constants per requests from Erik Ivanenko
<erik.ivanenko@utoronto.ca> and Eric Valette <valette@crf.canon.fr>.
Diffstat (limited to 'c/src/exec/score')
| -rw-r--r-- | c/src/exec/score/cpu/i386/cpu.h | 38 |
1 files changed, 19 insertions, 19 deletions
diff --git a/c/src/exec/score/cpu/i386/cpu.h b/c/src/exec/score/cpu/i386/cpu.h index 28d450dad6..4d22e53a93 100644 --- a/c/src/exec/score/cpu/i386/cpu.h +++ b/c/src/exec/score/cpu/i386/cpu.h @@ -151,25 +151,25 @@ extern void rtems_exception_init_mngt(); typedef CPU_Exception_frame CPU_Interrupt_frame; typedef enum { - DIVIDE_BY_ZERO = 0, - DEBUG = 1, - NMI = 2, - BREAKPOINT = 3, - OVERFLOW = 4, - BOUND = 5, - ILLEGAL_INSTR = 6, - MATH_COPROC_UNAVAIL = 7, - DOUBLE_FAULT = 8, - I386_COPROC_SEG_ERR = 9, - INVALID_TSS = 10, - SEGMENT_NOT_PRESENT = 11, - STACK_SEGMENT_FAULT = 12, - GENERAL_PROT_ERR = 13, - PAGE_FAULT = 14, - INTEL_RES15 = 15, - FLOAT_ERROR = 16, - ALIGN_CHECK = 17, - MACHINE_CHECK = 18 + I386_EXCEPTION_DIVIDE_BY_ZERO = 0, + I386_EXCEPTION_DEBUG = 1, + I386_EXCEPTION_NMI = 2, + I386_EXCEPTION_BREAKPOINT = 3, + I386_EXCEPTION_OVERFLOW = 4, + I386_EXCEPTION_BOUND = 5, + I386_EXCEPTION_ILLEGAL_INSTR = 6, + I386_EXCEPTION_MATH_COPROC_UNAVAIL = 7, + I386_EXCEPTION_DOUBLE_FAULT = 8, + I386_EXCEPTION_I386_COPROC_SEG_ERR = 9, + I386_EXCEPTION_INVALID_TSS = 10, + I386_EXCEPTION_SEGMENT_NOT_PRESENT = 11, + I386_EXCEPTION_STACK_SEGMENT_FAULT = 12, + I386_EXCEPTION_GENERAL_PROT_ERR = 13, + I386_EXCEPTION_PAGE_FAULT = 14, + I386_EXCEPTION_INTEL_RES15 = 15, + I386_EXCEPTION_FLOAT_ERROR = 16, + I386_EXCEPTION_ALIGN_CHECK = 17, + I386_EXCEPTION_MACHINE_CHECK = 18 } Intel_symbolic_exception_name; |