summaryrefslogtreecommitdiffstats
path: root/bsps/aarch64/shared/irq/irq-arm-gicvx-aarch64.c
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2020-12-22 13:00:27 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2020-12-23 09:24:49 +0100
commit9f3a08ef2de99714d679aecf6b1ecb4e11869424 (patch)
tree0d876016ae1dd067b1815dd79715cc7edc752f1e /bsps/aarch64/shared/irq/irq-arm-gicvx-aarch64.c
parentbsps/arm: Invalidate TLB in start.S (diff)
downloadrtems-9f3a08ef2de99714d679aecf6b1ecb4e11869424.tar.bz2
bsps: Use header file for GIC architecture support
This avoids a function call overhead in the interrupt dispatching. Update #4202.
Diffstat (limited to '')
-rw-r--r--bsps/aarch64/include/dev/irq/arm-gic-arch.h (renamed from bsps/aarch64/shared/irq/irq-arm-gicvx-aarch64.c)20
1 files changed, 17 insertions, 3 deletions
diff --git a/bsps/aarch64/shared/irq/irq-arm-gicvx-aarch64.c b/bsps/aarch64/include/dev/irq/arm-gic-arch.h
index 4c26ec3c2b..c3332faf42 100644
--- a/bsps/aarch64/shared/irq/irq-arm-gicvx-aarch64.c
+++ b/bsps/aarch64/include/dev/irq/arm-gic-arch.h
@@ -34,10 +34,18 @@
* POSSIBILITY OF SUCH DAMAGE.
*/
-#include <dev/irq/arm-gic-irq.h>
+#ifndef _RTEMS_DEV_IRQ_ARM_GIC_AARCH64_H
+#define _RTEMS_DEV_IRQ_ARM_GIC_AARCH64_H
+
+#include <rtems/score/cpu.h>
+
#include <bsp/irq-generic.h>
-void arm_interrupt_handler_dispatch(rtems_vector_number vector)
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+static inline void arm_interrupt_handler_dispatch(rtems_vector_number vector)
{
uint32_t interrupt_level = _CPU_ISR_Get_level();
AArch64_interrupt_enable(1);
@@ -45,7 +53,7 @@ void arm_interrupt_handler_dispatch(rtems_vector_number vector)
_CPU_ISR_Set_level(interrupt_level);
}
-void arm_interrupt_facility_set_exception_handler(void)
+static inline void arm_interrupt_facility_set_exception_handler(void)
{
AArch64_set_exception_handler(
AARCH64_EXCEPTION_SPx_IRQ,
@@ -56,3 +64,9 @@ void arm_interrupt_facility_set_exception_handler(void)
_AArch64_Exception_interrupt_nest
);
}
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _RTEMS_DEV_IRQ_ARM_GIC_AARCH64_H */