summaryrefslogtreecommitdiffstats
path: root/aclocal
diff options
context:
space:
mode:
authorThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2009-10-05 10:32:55 +0000
committerThomas Doerfler <Thomas.Doerfler@embedded-brains.de>2009-10-05 10:32:55 +0000
commitaa5ddd3d771a24a36b3c284c907ac63402552565 (patch)
tree14e8cb53bef6b56a68c4d7d4a40b6a01917a94bf /aclocal
parentrenamed config files (diff)
downloadrtems-aa5ddd3d771a24a36b3c284c907ac63402552565.tar.bz2
renamed lpc24xx BSPs
Diffstat (limited to 'aclocal')
-rw-r--r--aclocal/bsp-alias.m47
-rw-r--r--aclocal/check-bsps.m42
2 files changed, 5 insertions, 4 deletions
diff --git a/aclocal/bsp-alias.m4 b/aclocal/bsp-alias.m4
index 1f9a670bc9..ab29b5d941 100644
--- a/aclocal/bsp-alias.m4
+++ b/aclocal/bsp-alias.m4
@@ -43,9 +43,10 @@ AC_DEFUN([_RTEMS_BSP_ALIAS],
hsc_cm01) $2=gen83xx ;; # MPC8349 based board
mpc8313erdb) $2=gen83xx ;; # MPC83XX based board
rtl22xx_t) $2=rtl22xx ;; # rtl22xx bsp in thumb mode
- lpc2478) $2=lpc24xx ;; # LPC2478 (QVGA Base Board from Embedded Artists)
- lpc2478_ncs) $2=lpc24xx ;; # LPC2478 (NCS)
- lpc2478_ncs_ram) $2=lpc24xx ;; # LPC2478 (NCS, code and data in external RAM)
+ lpc24xx_ea) $2=lpc24xx ;; # LPC2478 (QVGA Base Board from Embedded Artists)
+ lpc24xx_ncs_rom_int) $2=lpc24xx ;; # LPC24XX (NCS)
+ lpc24xx_ncs_rom_ext) $2=lpc24xx ;; # LPC24XX (NCS)
+ lpc24xx_ncs_ram) $2=lpc24xx ;; # LPC24XX (NCS)
simcpu32) $2=sim68000 ;; # BSVC CPU32 variant
simsh1) $2=shsim ;; # SH1 simulator in GDB
simsh2) $2=shsim ;; # SH2 simulator in GDB
diff --git a/aclocal/check-bsps.m4 b/aclocal/check-bsps.m4
index c87f3be77b..fe2c611dc6 100644
--- a/aclocal/check-bsps.m4
+++ b/aclocal/check-bsps.m4
@@ -36,7 +36,7 @@ AC_MSG_CHECKING([for available BSPs])
pc386) bsps="pc386 pc386dx pc486 pc586 pc686";;
erc32) bsps="erc32 sis";;
rtl22xx) bsps="rtl22xx rtl22xx_t";;
- lpc24xx) bsps="lpc2478 lpc2478_ncs lpc2478_ncs_ram";;
+ lpc24xx) bsps="lpc24xx_ea lpc24xx_ncs_rom_int lpc24xx_ncs_rom_ext lpc24xx_ncs_ram";;
sim68000) bsps="sim68000 simcpu32";;
shsim) bsps="simsh1 simsh2 simsh4";;
m32cbsp) bsps="m32csim";;