summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTill Straumann <strauman@slac.stanford.edu>2005-11-04 06:14:26 +0000
committerTill Straumann <strauman@slac.stanford.edu>2005-11-04 06:14:26 +0000
commitc4423933431f3427a34a6bdb81ffb1db99ea9bd2 (patch)
treec592f03338f8a557efdda7a37ce4e2bb541e0f6a
parent2005-11-03 Till Straumann <strauman@slac.stanford.edu> (diff)
downloadrtems-c4423933431f3427a34a6bdb81ffb1db99ea9bd2.tar.bz2
2005-11-03 Till Straumann <strauman@slac.stanford.edu>
* include/bsp.h, vme/vmeconfig.c: Reverted redefinition of _IO_BASE; this normally points to ISA space but is misused by this BSP (inb/outb & friends are all over the place).
-rw-r--r--c/src/lib/libbsp/powerpc/mvme5500/ChangeLog6
-rw-r--r--c/src/lib/libbsp/powerpc/mvme5500/include/bsp.h2
2 files changed, 7 insertions, 1 deletions
diff --git a/c/src/lib/libbsp/powerpc/mvme5500/ChangeLog b/c/src/lib/libbsp/powerpc/mvme5500/ChangeLog
index 5f73d4c62f..66afb33237 100644
--- a/c/src/lib/libbsp/powerpc/mvme5500/ChangeLog
+++ b/c/src/lib/libbsp/powerpc/mvme5500/ChangeLog
@@ -1,5 +1,11 @@
2005-11-03 Till Straumann <strauman@slac.stanford.edu>
+ * include/bsp.h, vme/vmeconfig.c: Reverted redefinition of _IO_BASE;
+ this normally points to ISA space but is misused by this BSP
+ (inb/outb & friends are all over the place).
+
+2005-11-03 Till Straumann <strauman@slac.stanford.edu>
+
* irq/irq.c, irq/irq.h: removed BSP_SHARED_HANDLER_SUPPORT definition;
this BSP does not implement sharing interrupts.
diff --git a/c/src/lib/libbsp/powerpc/mvme5500/include/bsp.h b/c/src/lib/libbsp/powerpc/mvme5500/include/bsp.h
index 4cb83f7041..f83c5f5a23 100644
--- a/c/src/lib/libbsp/powerpc/mvme5500/include/bsp.h
+++ b/c/src/lib/libbsp/powerpc/mvme5500/include/bsp.h
@@ -25,11 +25,11 @@
#include <bsp/bspMvme5500.h>
/* fundamental addresses for this BSP (PREPxxx are from libcpu/io.h) */
+#define _IO_BASE GT64260_REG_BASE
/* PCI0 Domain I/O space */
#define PCI0_IO_BASE 0xf0000000
#define PCI1_IO_BASE 0xf0800000
-#define _IO_BASE PCI0_IO_BASE
/* PCI 0 memory space as seen from the CPU */
#define PCI0_MEM_BASE 0x80000000