summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoel Sherrill <joel.sherrill@OARcorp.com>1998-07-18 18:34:04 +0000
committerJoel Sherrill <joel.sherrill@OARcorp.com>1998-07-18 18:34:04 +0000
commit91f16d5c4085b4153d2c8fee7951f8b94ddb5683 (patch)
tree647a5acf9b2ca7b8bad32a1dd1326adc58cf83e7
parentAdded z85c30 specific probe routine to decide what the clock rate was. (diff)
downloadrtems-91f16d5c4085b4153d2c8fee7951f8b94ddb5683.tar.bz2
New file
-rw-r--r--c/src/lib/libbsp/powerpc/dmv177/QUIRKS62
1 files changed, 62 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/powerpc/dmv177/QUIRKS b/c/src/lib/libbsp/powerpc/dmv177/QUIRKS
new file mode 100644
index 0000000000..2ea607caab
--- /dev/null
+++ b/c/src/lib/libbsp/powerpc/dmv177/QUIRKS
@@ -0,0 +1,62 @@
+#
+# Quirks in the DY-4 DMV177
+#
+# $Id$
+#
+
+Exar 88681 Clock
+================
+This board uses a different clock for the Exar 88681 DUART than is
+documented in the Exar manual or the original MC68681 manual. This
+resulted in the need for the the mc68681 libchip driver to support
+BSP specific baud rate tables and the development of a DMV177
+specific baud rate table.
+
+In the end, this all works but you have a very limited range of
+useful baud rates on the 88681 ports compared to what would have
+been supported had DY-4 just followed the Exar or Motorola manual.
+
+
+SCC Addresses
+=============
+The full set of SCC addresses is not documented in the DY-4 manual
+and they are not ordered as one would expect. Normally the four
+SCC registers are ordered Control A, Data A, Control B, and Data B.
+DY-4 orders them with B first.
+
+This required extra time to debug.
+
+
+SCV64 and the Foundation Firmware
+=================================
+DY-4 technical support did not offer code to determine which interrupt
+sources were pending at the SCV64. They recommended calling into the
+Foundation Firmware ROM monitor to figure this out. The Foundation
+Firmware did not recognize enough interrupts on this board to be useful.
+
+In the end, we gave up on their technical support's recommendation
+and directly manipulated the SVC64. This is what we wanted to do in
+the first place but we got no information from them to aid in this.
+Luckily, the manual does document enough of DY-4's mapping of the specific
+interrupt sources to make this work.
+
+
+Z85C30 SCC Clock Speed
+======================
+
+The Z85C30 SCC can be factory configured for 10 Mhz or 2.4616 Mhz. Code
+had to be added to dynamically determine which clock was installed.
+
+The board we had used a 10 Mhz clock. No testing was done with a 2.4616 Mhz
+clock.
+
+
+P2 Octopus Cable
+================
+
+
+DY-4's P2 breakout is large and a bit unwieldy. It was difficult to
+fight into the VME cage we used. The SCSI connector comes off the
+side and is very stiff thus making it difficult to route around
+anything in the back of the cage. We gave up on trying to use
+it in the first few slots of OAR's cage.