/* The header file is generated by make_header.py from EMAC.json */
/* Current script's version can be found at: */
/* https://github.com/AoLaD/rtems-tms570-utils/tree/headers/headers/python */
/*
* Copyright (c) 2014-2015, Premysl Houdek <kom541000@gmail.com>
*
* Czech Technical University in Prague
* Zikova 1903/4
* 166 36 Praha 6
* Czech Republic
*
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* The views and conclusions contained in the software and documentation are those
* of the authors and should not be interpreted as representing official policies,
* either expressed or implied, of the FreeBSD Project.
*/
#ifndef LIBBSP_ARM_tms570_EMAC
#define LIBBSP_ARM_tms570_EMAC
#include <bsp/utility.h>
typedef struct{
uint32_t REVID; /*MDIO Revision ID Register*/
uint32_t CONTROL; /*MDIO Control Register*/
uint32_t ALIVE; /*PHY Alive Status register*/
uint32_t LINK; /*PHY Link Status Register*/
uint32_t LINKINTRAW; /*MDIO Link Status Change Interrupt (Unmasked) Register*/
uint32_t LINKINTMASKED; /*MDIO Link Status Change Interrupt (Masked) Register*/
uint8_t reserved1 [8];
uint32_t USERINTRAW; /*MDIO User Command Complete Interrupt (Unmasked) Register*/
uint32_t USERINTMASKED; /*MDIO User Command Complete Interrupt (Masked) Register*/
uint32_t USERINTMASKSET; /*MDIO User Command Complete Interrupt Mask Set Register*/
uint32_t USERINTMASKCLEAR; /*MDIO User Command Complete Interrupt Mask Clear Register*/
uint8_t reserved2 [80];
uint32_t USERACCESS0; /*MDIO User Access Register 0*/
uint32_t USERPHYSEL0; /*MDIO User PHY Select Register 0*/
uint32_t USERACCESS1; /*MDIO User Access Register 1*/
uint32_t USERPHYSEL1; /*MDIO User PHY Select Register 1*/
} tms570_emac_t;
/*----------------------TMS570_EMACREVID----------------------*/
/* field: REV - Identifies the MDIO Module revision. */
#define TMS570_EMAC_REVID_REV(val) BSP_FLD32(val,0, 31)
#define TMS570_EMAC_REVID_REV_GET(reg) BSP_FLD32GET(reg,0, 31)
#define TMS570_EMAC_REVID_REV_SET(reg,val) BSP_FLD32SET(reg, val,0, 31)
/*---------------------TMS570_EMACCONTROL---------------------*/
/* field: IDLE - State machine IDLE status bit. */
#define TMS570_EMAC_CONTROL_IDLE BSP_FLD32(31)
/* field: ENABLE - State machine enable control bit. */
#define TMS570_EMAC_CONTROL_ENABLE BSP_FLD32(30)
/* field: HIGHEST_USER_CHANNEL - Highest user channel that is available in the module. It is currently set to 1. */
#define TMS570_EMAC_CONTROL_HIGHEST_USER_CHANNEL(val) BSP_FLD32(val,24, 28)
#define TMS570_EMAC_CONTROL_HIGHEST_USER_CHANNEL_GET(reg) BSP_FLD32GET(reg,24, 28)
#define TMS570_EMAC_CONTROL_HIGHEST_USER_CHANNEL_SET(reg,val) BSP_FLD32SET(reg, val,24, 28)
/* field: PREAMBLE - Preamble disable */
#define TMS570_EMAC_CONTROL_PREAMBLE BSP_FLD32(20)
/* field: FAULT - Fault indicator. */
#define TMS570_EMAC_CONTROL_FAULT BSP_FLD32(19)
/* field: FAULTENB - Fault detect enable. */
#define TMS570_EMAC_CONTROL_FAULTENB BSP_FLD32(18)
/* field: CLKDIV - Clock Divider bits. */
#define TMS570_EMAC_CONTROL_CLKDIV(val) BSP_FLD32(val,0, 15)
#define TMS570_EMAC_CONTROL_CLKDIV_GET(reg) BSP_FLD32GET(reg,0, 15)
#define TMS570_EMAC_CONTROL_CLKDIV_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
/*----------------------TMS570_EMACALIVE----------------------*/
/* field: ALIVE - MDIO Alive bits. */
#define TMS570_EMAC_ALIVE_ALIVE(val) BSP_FLD32(val,0, 31)
#define TMS570_EMAC_ALIVE_ALIVE_GET(reg) BSP_FLD32GET(reg,0, 31)
#define TMS570_EMAC_ALIVE_ALIVE_SET(reg,val) BSP_FLD32SET(reg, val,0, 31)
/*----------------------TMS570_EMACLINK----------------------*/
/* field: LINK - MDIO Link state bits. This register is updated after a read of the generic status register of a PHY. */
#define TMS570_EMAC_LINK_LINK(val) BSP_FLD32(val,0, 31)
#define TMS570_EMAC_LINK_LINK_GET(reg) BSP_FLD32GET(reg,0, 31)
#define TMS570_EMAC_LINK_LINK_SET(reg,val) BSP_FLD32SET(reg, val,0, 31)
/*-------------------TMS570_EMACLINKINTRAW-------------------*/
/* field: USERPHY1 - MDIO Link change event, raw value. */
#define TMS570_EMAC_LINKINTRAW_USERPHY1 BSP_FLD32(1)
/* field: USERPHY0 - MDIO Link change event, raw value. */
#define TMS570_EMAC_LINKINTRAW_USERPHY0 BSP_FLD32(0)
/*------------------TMS570_EMACLINKINTMASKED------------------*/
/* field: USERPHY1 - MDIO Link change interrupt, masked value. */
#define TMS570_EMAC_LINKINTMASKED_USERPHY1 BSP_FLD32(1)
/* field: USERPHY0 - MDIO Link change interrupt, masked value. */
#define TMS570_EMAC_LINKINTMASKED_USERPHY0 BSP_FLD32(0)
/*-------------------TMS570_EMACUSERINTRAW-------------------*/
/* field: USERACCESS1 - MDIO User command complete event bit. */
#define TMS570_EMAC_USERINTRAW_USERACCESS1 BSP_FLD32(1)
/* field: USERACCESS0 - MDIO User command complete event bit. */
#define TMS570_EMAC_USERINTRAW_USERACCESS0 BSP_FLD32(0)
/*------------------TMS570_EMACUSERINTMASKED------------------*/
/* field: USERACCESS1 - Masked value of MDIO User command complete interrupt. */
#define TMS570_EMAC_USERINTMASKED_USERACCESS1 BSP_FLD32(1)
/* field: USERACCESS0 - Masked value of MDIO User command complete interrupt. */
#define TMS570_EMAC_USERINTMASKED_USERACCESS0 BSP_FLD32(0)
/*-----------------TMS570_EMACUSERINTMASKSET-----------------*/
/* field: USERACCESS1 - MDIO user interrupt mask set for USERINTMASKED[1]. */
#define TMS570_EMAC_USERINTMASKSET_USERACCESS1 BSP_FLD32(1)
/* field: USERACCESS0 - MDIO user interrupt mask set for USERINTMASKED[0]. */
#define TMS570_EMAC_USERINTMASKSET_USERACCESS0 BSP_FLD32(0)
/*----------------TMS570_EMACUSERINTMASKCLEAR----------------*/
/* field: USERACCESS1 - MDIO user command complete interrupt mask clear for USERINTMASKED[1]. */
#define TMS570_EMAC_USERINTMASKCLEAR_USERACCESS1 BSP_FLD32(1)
/* field: USERACCESS0 - MDIO user command complete interrupt mask clear for USERINTMASKED[0]. */
#define TMS570_EMAC_USERINTMASKCLEAR_USERACCESS0 BSP_FLD32(0)
/*-------------------TMS570_EMACUSERACCESS0-------------------*/
/* field: GO - Go bit. */
#define TMS570_EMAC_USERACCESS0_GO BSP_FLD32(31)
/* field: WRITE - Write enable bit. */
#define TMS570_EMAC_USERACCESS0_WRITE BSP_FLD32(30)
/* field: ACK - Acknowledge bit. This bit is set if the PHY acknowledged the read transaction. */
#define TMS570_EMAC_USERACCESS0_ACK BSP_FLD32(29)
/* field: REGADR - Register address bits. */
#define TMS570_EMAC_USERACCESS0_REGADR(val) BSP_FLD32(val,21, 25)
#define TMS570_EMAC_USERACCESS0_REGADR_GET(reg) BSP_FLD32GET(reg,21, 25)
#define TMS570_EMAC_USERACCESS0_REGADR_SET(reg,val) BSP_FLD32SET(reg, val,21, 25)
/* field: PHYADR - PHY address bits. This field specifies the PHY to be accessed for this transaction. */
#define TMS570_EMAC_USERACCESS0_PHYADR(val) BSP_FLD32(val,16, 20)
#define TMS570_EMAC_USERACCESS0_PHYADR_GET(reg) BSP_FLD32GET(reg,16, 20)
#define TMS570_EMAC_USERACCESS0_PHYADR_SET(reg,val) BSP_FLD32SET(reg, val,16, 20)
/* field: DATA - User data bits. */
#define TMS570_EMAC_USERACCESS0_DATA(val) BSP_FLD32(val,0, 15)
#define TMS570_EMAC_USERACCESS0_DATA_GET(reg) BSP_FLD32GET(reg,0, 15)
#define TMS570_EMAC_USERACCESS0_DATA_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
/*-------------------TMS570_EMACUSERPHYSEL0-------------------*/
/* field: LINKSEL - Link status determination select bit. */
#define TMS570_EMAC_USERPHYSEL0_LINKSEL BSP_FLD32(7)
/* field: LINKINTENB - Link change interrupt enable. */
#define TMS570_EMAC_USERPHYSEL0_LINKINTENB BSP_FLD32(6)
/* field: PHYADRMON - PHY address whose link status is to be monitored. */
#define TMS570_EMAC_USERPHYSEL0_PHYADRMON(val) BSP_FLD32(val,0, 4)
#define TMS570_EMAC_USERPHYSEL0_PHYADRMON_GET(reg) BSP_FLD32GET(reg,0, 4)
#define TMS570_EMAC_USERPHYSEL0_PHYADRMON_SET(reg,val) BSP_FLD32SET(reg, val,0, 4)
/*-------------------TMS570_EMACUSERACCESS1-------------------*/
/* field: GO - Go bit. */
#define TMS570_EMAC_USERACCESS1_GO BSP_FLD32(31)
/* field: WRITE - Write enable bit. */
#define TMS570_EMAC_USERACCESS1_WRITE BSP_FLD32(30)
/* field: ACK - Acknowledge bit. This bit is set if the PHY acknowledged the read transaction. */
#define TMS570_EMAC_USERACCESS1_ACK BSP_FLD32(29)
/* field: REGADR - Register address bits. */
#define TMS570_EMAC_USERACCESS1_REGADR(val) BSP_FLD32(val,21, 25)
#define TMS570_EMAC_USERACCESS1_REGADR_GET(reg) BSP_FLD32GET(reg,21, 25)
#define TMS570_EMAC_USERACCESS1_REGADR_SET(reg,val) BSP_FLD32SET(reg, val,21, 25)
/* field: PHYADR - PHY address bits. This field specifies the PHY to be accessed for this transaction. */
#define TMS570_EMAC_USERACCESS1_PHYADR(val) BSP_FLD32(val,16, 20)
#define TMS570_EMAC_USERACCESS1_PHYADR_GET(reg) BSP_FLD32GET(reg,16, 20)
#define TMS570_EMAC_USERACCESS1_PHYADR_SET(reg,val) BSP_FLD32SET(reg, val,16, 20)
/* field: DATA - User data bits. */
#define TMS570_EMAC_USERACCESS1_DATA(val) BSP_FLD32(val,0, 15)
#define TMS570_EMAC_USERACCESS1_DATA_GET(reg) BSP_FLD32GET(reg,0, 15)
#define TMS570_EMAC_USERACCESS1_DATA_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
/*-------------------TMS570_EMACUSERPHYSEL1-------------------*/
/* field: LINKSEL - Link status determination select bit. */
#define TMS570_EMAC_USERPHYSEL1_LINKSEL BSP_FLD32(7)
/* field: LINKINTENB - Link change interrupt enable. */
#define TMS570_EMAC_USERPHYSEL1_LINKINTENB BSP_FLD32(6)
/* field: PHYADRMON - PHY address whose link status is to be monitored. */
#define TMS570_EMAC_USERPHYSEL1_PHYADRMON(val) BSP_FLD32(val,0, 4)
#define TMS570_EMAC_USERPHYSEL1_PHYADRMON_GET(reg) BSP_FLD32GET(reg,0, 4)
#define TMS570_EMAC_USERPHYSEL1_PHYADRMON_SET(reg,val) BSP_FLD32SET(reg, val,0, 4)
#endif /* LIBBSP_ARM_tms570_EMAC */
