1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
|
/**
* @file
*
* @ingroup rtems_bsd_machine
*
* @brief TODO.
*/
/*
* Copyright (c) 2020 Chris Johns All rights reserved.
* Copyright (c) 2009, 2015 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#ifndef _RTEMS_BSD_MACHINE_ATOMIC_H_
#define _RTEMS_BSD_MACHINE_ATOMIC_H_
#include <rtems.h>
#ifdef RTEMS_SMP
#if defined(__cplusplus) \
&& (__GNUC__ > 4 || (__GNUC__ == 4 && __GNUC_MINOR__ >= 9))
/*
* The GCC 4.9 ships its own <stdatomic.h> which is not C++ compatible. The
* suggested solution was to include <atomic> in case C++ is used. This works
* at least with GCC 4.9. See also:
*
* http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60932
* http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60940
*/
#include <atomic>
#define _RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC
#else
#include <stdatomic.h>
#define _RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC
#endif
#endif
static inline void
mb(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_seq_cst);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_seq_cst);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
static inline void
wmb(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_release);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_release);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
static inline void
rmb(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_acquire);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_acquire);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
/*
* Load
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_LOAD(T, p, mo, barrier) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
tmp = q->load(std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_LOAD(T, p, mo, barrier) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
tmp = atomic_load_explicit(q, mo)
#else
#define _ATOMIC_LOAD(T, p, mo, barrier) \
if (barrier) \
RTEMS_COMPILER_MEMORY_BARRIER(); \
tmp = *p
#endif
static inline int
atomic_load_int(volatile int *p)
{
int tmp;
_ATOMIC_LOAD(int, p, memory_order_relaxed, false);
return (tmp);
}
static inline int
atomic_load_acq_int(volatile int *p)
{
int tmp;
_ATOMIC_LOAD(int, p, memory_order_acquire, true);
return (tmp);
}
static inline uint32_t
atomic_load_32(volatile uint32_t *p)
{
uint32_t tmp;
_ATOMIC_LOAD(uint_fast32_t, p, memory_order_relaxed, false);
return (tmp);
}
static inline uint32_t
atomic_load_acq_32(volatile uint32_t *p)
{
uint32_t tmp;
_ATOMIC_LOAD(uint_fast32_t, p, memory_order_acquire, true);
return (tmp);
}
static inline long
atomic_load_long(volatile long *p)
{
long tmp;
_ATOMIC_LOAD(long, p, memory_order_relaxed, false);
return (tmp);
}
static inline long
atomic_load_acq_long(volatile long *p)
{
long tmp;
_ATOMIC_LOAD(long, p, memory_order_acquire, true);
return (tmp);
}
/*
* Store
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_STORE(T, p, v, mo, barrier) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
q->store(std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_STORE(T, p, v, mo, barrier) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_store_explicit(q, v, mo)
#else
#define _ATOMIC_STORE(T, p, v, mo, barrier) \
*p = v; \
if (barrier) \
RTEMS_COMPILER_MEMORY_BARRIER()
#endif
static inline void
atomic_store_int(volatile int *p, int v)
{
_ATOMIC_STORE(int, p, v, memory_order_relaxed, false);
}
static inline void
atomic_store_rel_int(volatile int *p, int v)
{
_ATOMIC_STORE(int, p, v, memory_order_release, true);
}
static inline void
atomic_store_rel_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_STORE(uint_fast32_t, p, v, memory_order_release, true);
}
static inline void
atomic_store_rel_long(volatile long *p, long v)
{
_ATOMIC_STORE(long, p, v, memory_order_release, true);
}
static inline void
atomic_store_rel_ptr(volatile uintptr_t *p, uintptr_t v)
{
/* XXX IPL32 ok with this? */
_ATOMIC_STORE(uintptr_t, p, v, memory_order_release, true);
}
/*
* Add
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_ADD(T, p, v, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
q->fetch_add(v, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_ADD(T, p, v, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_fetch_add_explicit(q, v, mo)
#else
#define _ATOMIC_ADD(T, p, v, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
*p += v; \
rtems_interrupt_enable(level)
#endif
static inline void
atomic_add_int(volatile int *p, int v)
{
_ATOMIC_ADD(int, p, v, memory_order_seq_cst);
}
static inline void
atomic_add_acq_int(volatile int *p, int v)
{
_ATOMIC_ADD(int, p, v, memory_order_acquire);
}
static inline void
atomic_add_rel_int(volatile int *p, int v)
{
_ATOMIC_ADD(int, p, v, memory_order_release);
}
static inline void
atomic_add_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_ADD(uint_fast32_t, p, v, memory_order_seq_cst);
}
static inline void
atomic_add_acq_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_ADD(uint_fast32_t, p, v, memory_order_acquire);
}
static inline void
atomic_add_rel_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_ADD(uint_fast32_t, p, v, memory_order_release);
}
static inline void
atomic_add_long(volatile long *p, long v)
{
_ATOMIC_ADD(long, p, v, memory_order_seq_cst);
}
static inline void
atomic_add_acq_long(volatile long *p, long v)
{
_ATOMIC_ADD(long, p, v, memory_order_acquire);
}
static inline void
atomic_add_rel_long(volatile long *p, long v)
{
_ATOMIC_ADD(long, p, v, memory_order_release);
}
/*
* Subtract
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_SUB(T, p, v, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
q->fetch_sub(v, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_SUB(T, p, v, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_fetch_sub_explicit(q, v, mo)
#else
#define _ATOMIC_SUB(T, p, v, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
*p -= v; \
rtems_interrupt_enable(level)
#endif
static inline void
atomic_subtract_int(volatile int *p, int v)
{
_ATOMIC_SUB(int, p, v, memory_order_seq_cst);
}
static inline void
atomic_subtract_acq_int(volatile int *p, int v)
{
_ATOMIC_SUB(int, p, v, memory_order_acquire);
}
static inline void
atomic_subtract_rel_int(volatile int *p, int v)
{
_ATOMIC_SUB(int, p, v, memory_order_release);
}
static inline void
atomic_subtract_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SUB(uint_fast32_t, p, v, memory_order_seq_cst);
}
static inline void
atomic_subtract_acq_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SUB(uint_fast32_t, p, v, memory_order_acquire);
}
static inline void
atomic_subtract_rel_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SUB(uint_fast32_t, p, v, memory_order_release);
}
static inline void
atomic_subtract_long(volatile long *p, long v)
{
_ATOMIC_SUB(long, p, v, memory_order_seq_cst);
}
static inline void
atomic_subtract_acq_long(volatile long *p, long v)
{
_ATOMIC_SUB(long, p, v, memory_order_acquire);
}
static inline void
atomic_subtract_rel_long(volatile long *p, long v)
{
_ATOMIC_SUB(long, p, v, memory_order_release);
}
/*
* Set
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_SET(T, p, v, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
q->fetch_or(v, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_SET(T, p, v, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_fetch_or_explicit(q, v, mo)
#else
#define _ATOMIC_SET(T, p, v, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
*p |= v; \
rtems_interrupt_enable(level)
#endif
static inline void
atomic_set_int(volatile int *p, int v)
{
_ATOMIC_SET(int, p, v, memory_order_seq_cst);
}
static inline void
atomic_set_acq_int(volatile int *p, int v)
{
_ATOMIC_SET(int, p, v, memory_order_acquire);
}
static inline void
atomic_set_rel_int(volatile int *p, int v)
{
_ATOMIC_SET(int, p, v, memory_order_release);
}
static inline void
atomic_set_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SET(uint_fast32_t, p, v, memory_order_seq_cst);
}
static inline void
atomic_set_acq_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SET(uint_fast32_t, p, v, memory_order_acquire);
}
static inline void
atomic_set_rel_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_SET(uint_fast32_t, p, v, memory_order_release);
}
static inline void
atomic_set_long(volatile long *p, long v)
{
_ATOMIC_SET(long, p, v, memory_order_seq_cst);
}
static inline void
atomic_set_acq_long(volatile long *p, long v)
{
_ATOMIC_SET(long, p, v, memory_order_acquire);
}
static inline void
atomic_set_rel_long(volatile long *p, long v)
{
_ATOMIC_SET(long, p, v, memory_order_release);
}
/*
* Clear
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_CLEAR(T, p, v, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
q->fetch_and(~v, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_CLEAR(T, p, v, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_fetch_and_explicit(q, ~v, mo)
#else
#define _ATOMIC_CLEAR(T, p, v, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
*p &= ~v; \
rtems_interrupt_enable(level)
#endif
static inline void
atomic_clear_int(volatile int *p, int v)
{
_ATOMIC_CLEAR(int, p, v, memory_order_seq_cst);
}
static inline void
atomic_clear_acq_int(volatile int *p, int v)
{
_ATOMIC_CLEAR(int, p, v, memory_order_acquire);
}
static inline void
atomic_clear_rel_int(volatile int *p, int v)
{
_ATOMIC_CLEAR(int, p, v, memory_order_release);
}
static inline void
atomic_clear_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_CLEAR(uint_fast32_t, p, v, memory_order_seq_cst);
}
static inline void
atomic_clear_acq_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_CLEAR(uint_fast32_t, p, v, memory_order_acquire);
}
static inline void
atomic_clear_rel_32(volatile uint32_t *p, uint32_t v)
{
_ATOMIC_CLEAR(uint_fast32_t, p, v, memory_order_release);
}
static inline void
atomic_clear_long(volatile long *p, long v)
{
_ATOMIC_CLEAR(long, p, v, memory_order_release);
}
static inline void
atomic_clear_acq_long(volatile long *p, long v)
{
_ATOMIC_CLEAR(long, p, v, memory_order_acquire);
}
static inline void
atomic_clear_rel_long(volatile long *p, long v)
{
_ATOMIC_CLEAR(long, p, v, memory_order_release);
}
/*
* Compare and set
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_CMPSET(T, p, cmp, set, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
rv = q->compare_exchange_strong(cmp, set, \
std::mo, std::memory_order_relaxed)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_CMPSET(T, p, cmp, set, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_compare_exchange_strong_explicit(q, &cmp, set, \
mo, memory_order_relaxed)
#else
#define _ATOMIC_CMPSET(T, p, cmp, set, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
rv = *p == cmp; \
if (rv) { \
*p = set; \
} \
rtems_interrupt_enable(level);
#endif
static inline int
atomic_cmpset_int(volatile int *p, int cmp, int set)
{
int rv;
_ATOMIC_CMPSET(int, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_cmpset_acq_int(volatile int *p, int cmp, int set)
{
int rv;
_ATOMIC_CMPSET(int, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_cmpset_rel_int(volatile int *p, int cmp, int set)
{
int rv;
_ATOMIC_CMPSET(int, p, cmp, set, memory_order_release);
return (rv);
}
static inline int
atomic_cmpset_32(volatile uint32_t *p, uint32_t cmp, uint32_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least32_t, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_cmpset_acq_32(volatile uint32_t *p, uint32_t cmp, uint32_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least32_t, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_cmpset_rel_32(volatile uint32_t *p, uint32_t cmp, uint32_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least32_t, p, cmp, set, memory_order_release);
return (rv);
}
static inline int
atomic_cmpset_64(volatile uint64_t *p, uint64_t cmp, uint64_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least64_t, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_cmpset_acq_64(volatile uint64_t *p, uint64_t cmp, uint64_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least64_t, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_cmpset_rel_64(volatile uint64_t *p, uint64_t cmp, uint64_t set)
{
int rv;
_ATOMIC_CMPSET(uint_least64_t, p, cmp, set, memory_order_release);
return (rv);
}
static inline int
atomic_cmpset_long(volatile long *p, long cmp, long set)
{
int rv;
_ATOMIC_CMPSET(long, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_cmpset_acq_long(volatile long *p, long cmp, long set)
{
int rv;
_ATOMIC_CMPSET(long, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_cmpset_rel_long(volatile long *p, long cmp, long set)
{
int rv;
_ATOMIC_CMPSET(long, p, cmp, set, memory_order_release);
return (rv);
}
static inline int
atomic_cmpset_ptr(volatile uintptr_t *p, uintptr_t cmp, uintptr_t set)
{
int rv;
_ATOMIC_CMPSET(uintptr_t, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_cmpset_acq_ptr(volatile uintptr_t *p, uintptr_t cmp, uintptr_t set)
{
int rv;
_ATOMIC_CMPSET(uintptr_t, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_cmpset_rel_ptr(volatile uintptr_t *p, uintptr_t cmp, uintptr_t set)
{
int rv;
_ATOMIC_CMPSET(uintptr_t, p, cmp, set, memory_order_release);
return (rv);
}
/*
* Fetch compare and set
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_FCMPSET(T, p, cmp, set, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
rv = q->compare_exchange_strong(*cmp, set, \
std::mo, std::memory_order_relaxed)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_FCMPSET(T, p, cmp, set, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
atomic_compare_exchange_strong_explicit(q, cmp, set, \
mo, memory_order_relaxed)
#else
#define _ATOMIC_FCMPSET(T, p, cmp, set, mo) \
rtems_interrupt_level level; \
T actual; \
rtems_interrupt_disable(level); \
actual = *p; \
rv = actual == *cmp; \
*cmp = actual; \
if (rv) { \
*p = set; \
} \
rtems_interrupt_enable(level);
#endif
static inline int
atomic_fcmpset_int(volatile int *p, int *cmp, int set)
{
int rv;
_ATOMIC_FCMPSET(int, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_fcmpset_acq_int(volatile int *p, int *cmp, int set)
{
int rv;
_ATOMIC_FCMPSET(int, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_fcmpset_rel_int(volatile int *p, int *cmp, int set)
{
int rv;
_ATOMIC_FCMPSET(int, p, cmp, set, memory_order_release);
return (rv);
}
static inline int
atomic_fcmpset_64(volatile uint64_t *p, uint64_t *cmp, uint64_t set)
{
int rv;
_ATOMIC_FCMPSET(uint_least64_t, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_fcmpset_acq_64(volatile uint64_t *p, uint64_t *cmp, uint64_t set)
{
int rv;
_ATOMIC_FCMPSET(uint_least64_t, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_fcmpset_rel_64(volatile uint64_t *p, uint64_t *cmp, uint64_t set)
{
int rv;
_ATOMIC_FCMPSET(uint_least64_t, p, cmp, set, memory_order_release);
return (rv);
}
/* XXX Is IPL32 ok with the .*_ptr versions? */
static inline int
atomic_fcmpset_ptr(volatile uintptr_t *p, uintptr_t *cmp, uintptr_t set)
{
int rv;
_ATOMIC_FCMPSET(uintptr_t, p, cmp, set, memory_order_seq_cst);
return (rv);
}
static inline int
atomic_fcmpset_acq_ptr(volatile uintptr_t *p, uintptr_t *cmp, uintptr_t set)
{
int rv;
_ATOMIC_FCMPSET(uintptr_t, p, cmp, set, memory_order_acquire);
return (rv);
}
static inline int
atomic_fcmpset_rel_ptr(volatile uintptr_t *p, uintptr_t *cmp, uintptr_t set)
{
int rv;
_ATOMIC_FCMPSET(uintptr_t, p, cmp, set, memory_order_release);
return (rv);
}
/*
* Fetch add
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_FETCHADD(T, p, v, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
tmp = q->fetch_add(v, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_FETCHADD(T, p, v, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
tmp = atomic_fetch_add_explicit(q, v, mo)
#else
#define _ATOMIC_FETCHADD(T, p, v, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
tmp = *p; \
*p += v; \
rtems_interrupt_enable(level);
#endif
static inline int
atomic_fetchadd_int(volatile int *p, int v)
{
int tmp;
_ATOMIC_FETCHADD(int, p, v, memory_order_seq_cst);
return (tmp);
}
static inline uint32_t
atomic_fetchadd_32(volatile uint32_t *p, uint32_t v)
{
uint32_t tmp;
_ATOMIC_FETCHADD(uint_fast32_t, p, v, memory_order_seq_cst);
return (tmp);
}
static inline uint64_t
atomic_fetchadd_64(volatile uint64_t *p, uint64_t v)
{
uint64_t tmp;
_ATOMIC_FETCHADD(uint_fast64_t, p, v, memory_order_seq_cst);
return (tmp);
}
static inline long
atomic_fetchadd_long(volatile long *p, long v)
{
long tmp;
_ATOMIC_FETCHADD(long, p, v, memory_order_seq_cst);
return (tmp);
}
/*
* Read and clear
*/
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
#define _ATOMIC_READANDCLEAR(T, p, mo) \
std::atomic_##T *q = \
reinterpret_cast<std::atomic_##T *>(const_cast<T *>(p)); \
tmp = q->exchange(0, std::mo)
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
#define _ATOMIC_READANDCLEAR(T, p, mo) \
atomic_##T *q = (atomic_##T *)RTEMS_DEVOLATILE(T *, p); \
tmp = atomic_exchange_explicit(q, 0, mo)
#else
#define _ATOMIC_READANDCLEAR(T, p, mo) \
rtems_interrupt_level level; \
rtems_interrupt_disable(level); \
tmp = *p; \
*p = 0; \
rtems_interrupt_enable(level);
#endif
static inline int
atomic_readandclear_int(volatile int *p)
{
int tmp;
_ATOMIC_READANDCLEAR(int, p, memory_order_seq_cst);
return (tmp);
}
static inline uint32_t
atomic_readandclear_32(volatile uint32_t *p)
{
uint32_t tmp;
_ATOMIC_READANDCLEAR(uint_least32_t, p, memory_order_seq_cst);
return (tmp);
}
static inline long
atomic_readandclear_long(volatile long *p)
{
long tmp;
_ATOMIC_READANDCLEAR(long, p, memory_order_seq_cst);
return (tmp);
}
/*
* Thread fence
*/
static inline void
atomic_thread_fence_acq(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_acquire);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_acquire);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
static inline void
atomic_thread_fence_rel(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_release);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_release);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
static inline void
atomic_thread_fence_acq_rel(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_acq_rel);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_acq_rel);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
static inline void
atomic_thread_fence_seq_cst(void)
{
#if defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_ATOMIC)
std::atomic_thread_fence(std::memory_order_seq_cst);
#elif defined(_RTEMS_BSD_MACHINE_ATOMIC_USE_STDATOMIC)
atomic_thread_fence(memory_order_seq_cst);
#else
RTEMS_COMPILER_MEMORY_BARRIER();
#endif
}
#endif /* _RTEMS_BSD_MACHINE_ATOMIC_H_ */
|
