| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
Update #3277.
|
|
|
|
|
|
|
|
| |
http://git.freescale.com/git/cgit.cgi/ppc/sdk/linux.git
Commit 1ae843c08261402b2c35d83422e4fa1e313611f4 (fsl-sdk-v2.0-1703).
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
| |
Update #3277.
|
|
|
|
|
|
| |
Translate address in of_address_to_resource().
Update #3277.
|
| |
|
|
|
|
|
|
| |
Seed the receive buffers of each affine software portal only with 8
mclusters (16KiB) and not 128 (256KiB). We have processor count affine
software portals, see dpaa_bp_seed().
|
|
|
|
| |
Be less dependent on the device tree content.
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
By default, the network interfaces use a pool channel, see
dpaa_get_channel() in dpaa_eth_priv_probe(). To enable a dedicated QMan
software portal, use libbsd,dedicated-portal = "enabled";. This option
is useful for special purpose 10Gbit/s Ethernet processing.
/ {
soc: soc@ffe000000 {
fman0: fman@400000 {
enet7: ethernet@f2000 {
libbsd,dedicated-portal = "enabled";
};
};
};
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The dequeue support for processor affine QMan portals may be explicitly
disabled. The dequeue support is responsible for receiving frames and
completion of frame transmission, e.g. buffer recycling. Without at
least one enabled dequeue support, there will be no networking.
/ {
qman-portals@ff6000000 {
qman-portal@0 {
libbsd,dequeue = "disabled";
};
};
};
|
| |
|
|
|
|
| |
Linux baseline 6f7da290413ba713f0cdd9ff1a2a9bb129ef4f6c (v4.12).
|
| |
|
|
|
|
|
|
| |
Get the affine portal only once for the complete transaction.
Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
|
|
|
|
|
|
|
| |
Do not enable stashing in the QMan software portal configuration
(QCSPi_CFG[RE, SE]) in case the PAMU support is not configured.
Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
|
|
|
|
|
|
|
| |
Adding (p->irq_sources & ~QM_PIRQ_CSCI) to the clear mask means for
example we clear the QM_PIRQ_EQCI unconditionally. This is a problem in
case this interrupt happens after the read of the interrupt status and
before the interrupt status clear.
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
Linux baseline b23afd384801711ab6dbccd259cc14cb09a1dcaf.
|
| |
|
|
|
|
| |
Linux baseline a71c9a1c779f2499fb2afc0553e543f18aff6edf (4.11-rc5).
|
|
Imported from Freescale Linux repository
git://git.freescale.com/ppc/upstream/linux.git
commit 2774c204cd8bfc56a200ff4dcdfc9cdf5b6fc161.
Linux compatibility layer is partly from FreeBSD.
|