blob: 73735b1b54021e96ff86c51c819f0d55e0f274d7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
.. SPDX-License-Identifier: CC-BY-SA-4.0
.. Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
.. _BSP_aarch64_qemu_a53_ilp32:
.. _BSP_aarch64_qemu_a53_lp64:
Qemu A53
========
This BSP supports two variants, `qemu_a53_ilp32` and `qemu_a53_lp64`. The basic
hardware initialization is performed by the BSP. These BSPs support the GICv3
interrupt controller.
Boot via ELF
------------
The executable image is booted by Qemu in ELF format.
Clock Driver
------------
The clock driver uses the `ARM Generic Timer`.
Console Driver
--------------
The console driver supports the default Qemu emulated ARM PL011 PrimeCell UART.
|
