From 084a564ba8bb29e5a9bfe164a18dbb0817d1ff34 Mon Sep 17 00:00:00 2001 From: Kinsey Moore Date: Thu, 4 Mar 2021 10:53:54 -0600 Subject: user: Update ZynqMP QEMU BSP name The ZynqMP QEMU BSPs have had _qemu added to their names to better identify them as QEMU BSPs similar to other BSPs which are meant to run exclusively on QEMU and not hardware. --- user/bsps/aarch64/xilinx-zynqmp.rst | 11 ++++++----- 1 file changed, 6 insertions(+), 5 deletions(-) (limited to 'user/bsps/aarch64') diff --git a/user/bsps/aarch64/xilinx-zynqmp.rst b/user/bsps/aarch64/xilinx-zynqmp.rst index 7c8ecdf..7401e84 100644 --- a/user/bsps/aarch64/xilinx-zynqmp.rst +++ b/user/bsps/aarch64/xilinx-zynqmp.rst @@ -2,15 +2,16 @@ .. Copyright (C) 2020 On-Line Applications Research Corporation (OAR) -.. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32: -.. _BSP_aarch64_qemu_xilinx_zynqmp_lp64: +.. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32_qemu: +.. _BSP_aarch64_qemu_xilinx_zynqmp_lp64_qemu: Qemu Xilinx ZynqMP ================== -This BSP supports two variants, `xilinx-zynqmp-ilp32` and `xilinx-zynqmp-lp64`. -The basic hardware initialization is performed by the BSP. These BSPs support -the GICv2 interrupt controller present in all ZynqMP systems. +This BSP supports two variants, `xilinx-zynqmp-ilp32-qemu` and +`xilinx-zynqmp-lp64-qemu`. The basic hardware initialization is performed by the +BSP. These BSPs support the GICv2 interrupt controller present in all ZynqMP +systems. Boot via ELF ------------ -- cgit v1.2.3