summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--bsp_howto/initilization_code.rst22
1 files changed, 11 insertions, 11 deletions
diff --git a/bsp_howto/initilization_code.rst b/bsp_howto/initilization_code.rst
index fb491cf..5899bb2 100644
--- a/bsp_howto/initilization_code.rst
+++ b/bsp_howto/initilization_code.rst
@@ -313,17 +313,17 @@ When the microprocessor accesses a memory area, address decoding is handled by
an address decoder, so that the microprocessor knows which memory chip(s) to
access. The following figure illustrates this:
-.. code-block::
-
- +-------------------+
- ------------| |
- ------------| |------------
- ------------| Address |------------
- ------------| Decoder |------------
- ------------| |------------
- ------------| |
- +-------------------+
- CPU Bus Chip Select
+.. code-block:: c
+
+ +-------------------+
+ ------------| |
+ ------------| |------------
+ ------------| Address |------------
+ ------------| Decoder |------------
+ ------------| |------------
+ ------------| |
+ +-------------------+
+ CPU Bus Chip Select
The Chip Select registers must be programmed such that they match the
``linkcmds`` settings. In the gen68340 BSP, ROM and RAM addresses can be found